diff options
| -rw-r--r-- | src/vendorcode/intel/fsp/fsp2_0/apollolake/FspUpd.h | 4 | ||||
| -rw-r--r-- | src/vendorcode/intel/fsp/fsp2_0/apollolake/FspmUpd.h | 136 | ||||
| -rw-r--r-- | src/vendorcode/intel/fsp/fsp2_0/apollolake/FspsUpd.h | 671 |
3 files changed, 424 insertions, 387 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspUpd.h b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspUpd.h index a7114ce39e..5f4cb66dd0 100644 --- a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspUpd.h +++ b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspUpd.h @@ -35,7 +35,7 @@ are permitted provided that the following conditions are met: #include <FspEas.h> -#pragma pack(push, 1) +#pragma pack(1) #define FSPT_UPD_SIGNATURE 0x545F4450554C5041 /* 'APLUPD_T' */ @@ -43,6 +43,6 @@ are permitted provided that the following conditions are met: #define FSPS_UPD_SIGNATURE 0x535F4450554C5041 /* 'APLUPD_S' */ -#pragma pack(pop) +#pragma pack() #endif diff --git a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspmUpd.h b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspmUpd.h index d2d2461fc4..d0620f5c0d 100644 --- a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspmUpd.h +++ b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspmUpd.h @@ -35,7 +35,7 @@ are permitted provided that the following conditions are met: #include <FspUpd.h> -#pragma pack(push, 1) +#pragma pack(1) #define MAX_CHANNELS_NUM 4 @@ -202,28 +202,28 @@ typedef struct { **/ UINT8 ScramblerSupport; -/** Offset 0x0053 - ChannelHashMask +/** Offset 0x0053 - InterleavedMode + This field is ignored if one of the PnP channel configurations is used. If the memory + configuration is different, then the field is used directly to populate. 0x00:Disable(Default), + 0x02:Enable. + 0x0:Disable, 0x2:Enable +**/ + UINT8 InterleavedMode; + +/** Offset 0x0054 - ChannelHashMask ChannelHashMask and SliceHashMask allow for the channel hashing algorithm to be modified. These inputs are not used for configurations where an optimized ChannelHashMask has been provided by the PnP validation teams. 0x00(Default). **/ UINT16 ChannelHashMask; -/** Offset 0x0055 - SliceHashMask +/** Offset 0x0056 - SliceHashMask ChannelHashMask and SliceHashMask allow for the channel hashing algorithm to be modified. These inputs are not used for configurations where an optimized ChannelHashMask has been provided by the PnP validation teams. 0x00(Default). **/ UINT16 SliceHashMask; -/** Offset 0x0057 - InterleavedMode - This field is ignored if one of the PnP channel configurations is used. If the memory - configuration is different, then the field is used directly to populate. 0x00:Disable(Default), - 0x02:Enable. - 0x0:Disable, 0x2:Enable -**/ - UINT8 InterleavedMode; - /** Offset 0x0058 - ChannelsSlicesEnable ChannelSlicesEnable field is not used at all on BXTP. The Channel Slice Configuration is calculated internally based on the enabled channel configuration. 0x00:Disable(Default), @@ -265,20 +265,20 @@ typedef struct { **/ UINT16 LowMemoryMaxValue; -/** Offset 0x0060 - DisableFastBoot - 00:Disabled; Use saved training data (if valid) after first boot(Default), 01:Enabled; - Full re-train of memory on every boot. - $EN_DIS -**/ - UINT8 DisableFastBoot; - -/** Offset 0x0061 - HighMemoryMaxValue +/** Offset 0x0060 - HighMemoryMaxValue High Memory Max Value: This value is used to restrict the amount of memory above 4GB and the calculations based on it. Value is in MB. Example encodings are: 0x0400:1GB, 0x0800:2GB, 0x1000:4GB, 0x2000:8GB. 0x00(Default). **/ UINT16 HighMemoryMaxValue; +/** Offset 0x0062 - DisableFastBoot + 00:Disabled; Use saved training data (if valid) after first boot(Default), 01:Enabled; + Full re-train of memory on every boot. + $EN_DIS +**/ + UINT8 DisableFastBoot; + /** Offset 0x0063 - DIMM0SPDAddress DIMM0 SPD Address (NOTE: Only for DDR3L only. Please put 0 for MemoryDown. 0xA0(Default). **/ @@ -586,7 +586,12 @@ typedef struct { **/ UINT8 RmtCheckRun; -/** Offset 0x0086 - Ch0_Bit_swizzling +/** Offset 0x0086 - RmtMarginCheckScaleHighThreshold + Percentage used to determine the margin tolerances over the failing margin. +**/ + UINT16 RmtMarginCheckScaleHighThreshold; + +/** Offset 0x0088 - Ch0_Bit_swizzling Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32. Frequently asked questions: Q: The DQS (strobes) need to go with the corresponding byte lanes on the DDR module. Are the DQS being swapped around as well? Ans: Yes, DQ strobes @@ -612,26 +617,21 @@ typedef struct { **/ UINT8 Ch0_Bit_swizzling[32]; -/** Offset 0x00A6 - Ch1_Bit_swizzling +/** Offset 0x00A8 - Ch1_Bit_swizzling Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32. **/ UINT8 Ch1_Bit_swizzling[32]; -/** Offset 0x00C6 - Ch2_Bit_swizzling +/** Offset 0x00C8 - Ch2_Bit_swizzling Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32. **/ UINT8 Ch2_Bit_swizzling[32]; -/** Offset 0x00E6 - Ch3_Bit_swizzling +/** Offset 0x00E8 - Ch3_Bit_swizzling Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32. **/ UINT8 Ch3_Bit_swizzling[32]; -/** Offset 0x0106 - RmtMarginCheckScaleHighThreshold - Percentage used to determine the margin tolerances over the failing margin. -**/ - UINT16 RmtMarginCheckScaleHighThreshold; - /** Offset 0x0108 - MsgLevelMask 32 bits used to mask out debug messages. Masking out bit 0 mask all other messages. **/ @@ -639,64 +639,64 @@ typedef struct { /** Offset 0x010C **/ - UINT32 UnusedUpdSpace0; - -/** Offset 0x0110 - PreMem GPIO Table Entry Number. Currently maximum entry number is 4 - Number of Entries in PreMem GPIO Table. 0(Default). -**/ - UINT8 PreMemGpioTableEntryNum; + UINT8 UnusedUpdSpace0[4]; -/** Offset 0x0111 - PreMem GPIO Pin Number for each table +/** Offset 0x0110 - PreMem GPIO Pin Number for each table Number of Pins in each PreMem GPIO Table. 0(Default). **/ UINT8 PreMemGpioTablePinNum[4]; -/** Offset 0x0115 - PreMem GPIO Table Pointer +/** Offset 0x0114 - PreMem GPIO Table Pointer Pointer to Array of pointers to PreMem GPIO Table. 0x00000000(Default). **/ UINT32 PreMemGpioTablePtr; +/** Offset 0x0118 - PreMem GPIO Table Entry Number. Currently maximum entry number is 4 + Number of Entries in PreMem GPIO Table. 0(Default). +**/ + UINT8 PreMemGpioTableEntryNum; + /** Offset 0x0119 - Enhance the port 8xh decoding Enable/Disable Enhance the port 8xh decoding. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 EnhancePort8xhDecoding; -/** Offset 0x011A - OEM File Loading Address +/** Offset 0x011A - SPD Data Write + Enable/Disable SPD data write on the SMBUS. 0x00:Disable(Default), 0x01:Enable. + $EN_DIS +**/ + UINT8 SpdWriteEnable; + +/** Offset 0x011B - MRC Training Data Saving + Enable/Disable MRC training data saving in FSP. 0x00:Disable(Default), 0x01:Enable. + $EN_DIS +**/ + UINT8 MrcDataSaving; + +/** Offset 0x011C - OEM File Loading Address Determine the memory base address to load a specified file from CSE file system after memory is available. **/ UINT32 OemLoadingBase; -/** Offset 0x011E - OEM File Name to Load +/** Offset 0x0120 - OEM File Name to Load Specify a file name to load from CSE file system after memory is available. Empty indicates no file needs to be loaded. **/ UINT8 OemFileName[16]; -/** Offset 0x012E - SPD Data Write - Enable/Disable SPD data write on the SMBUS. 0x00:Disable(Default), 0x01:Enable. - $EN_DIS +/** Offset 0x0130 **/ - UINT8 SpdWriteEnable; - -/** Offset 0x012F - MRC Training Data Saving - Enable/Disable MRC training data saving in FSP. 0x00:Disable(Default), 0x01:Enable. - $EN_DIS -**/ - UINT8 MrcDataSaving; + VOID* MrcBootDataPtr; -/** Offset 0x0130 - eMMC Trace Length +/** Offset 0x0134 - eMMC Trace Length Select eMMC trace length to load OEM file from when loading OEM file name is specified. 0x0:Long(Default), 0x1:Short. 0x0:Long, 0x1:Short **/ UINT8 eMMCTraceLen; -/** Offset 0x0131 -**/ - VOID* MrcBootDataPtr; - /** Offset 0x0135 - Skip CSE RBP to support zero sized IBB Enable/Disable skip CSE RBP for bootloader which loads IBB without assistance of CSE. 0x00:Disable(Default), 0x01:Enable. @@ -796,33 +796,41 @@ typedef struct { Enable FSP to trigger reset instead of returning reset request. 0x00: Return the Return Status from FSP if a reset is required. (default); 0x01: Perform Reset inside FSP instead of returning from the API. - 0x0:Disabled, 0x1:Enabled + 0x0:Disabled, 0x1:Eabled **/ UINT8 EnableResetSystem; /** Offset 0x014C - Enable HECI2 in S3 resume path Enable HECI2 in S3 resume path. 0x00: Skip HECI2 initialization in S3 resume. ; 0x01: Enable HECI2 in S3 resume path.(Default) - 0x0:Disabled, 0x1:Enabled + 0x0:Disabled, 0x1:Eabled **/ UINT8 EnableS3Heci2; /** Offset 0x014D **/ - UINT8 ReservedFspmUpd[3]; + UINT8 UnusedUpdSpace1[3]; + +/** Offset 0x0150 +**/ + VOID* VariableNvsBufferPtr; + +/** Offset 0x0154 +**/ + UINT8 ReservedFspmUpd[12]; } FSP_M_CONFIG; /** Fsp M Test Configuration **/ typedef struct { -/** Offset 0x0150 +/** Offset 0x0160 **/ UINT32 Signature; -/** Offset 0x0154 +/** Offset 0x0164 **/ - UINT8 ReservedFspmTestUpd[28]; + UINT8 ReservedFspmTestUpd[12]; } FSP_M_TEST_CONFIG; /** Fsp M Restricted Configuration @@ -835,7 +843,7 @@ typedef struct { /** Offset 0x0174 **/ - UINT8 ReservedFspmRestrictedUpd[138]; + UINT8 ReservedFspmRestrictedUpd[124]; } FSP_M_RESTRICTED_CONFIG; /** Fsp M UPD Configuration @@ -854,7 +862,7 @@ typedef struct { **/ FSP_M_CONFIG FspmConfig; -/** Offset 0x0150 +/** Offset 0x0160 **/ FSP_M_TEST_CONFIG FspmTestConfig; @@ -862,11 +870,15 @@ typedef struct { **/ FSP_M_RESTRICTED_CONFIG FspmRestrictedConfig; +/** Offset 0x01F0 +**/ + UINT8 UnusedUpdSpace2[14]; + /** Offset 0x01FE **/ UINT16 UpdTerminator; } FSPM_UPD; -#pragma pack(pop) +#pragma pack() #endif diff --git a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspsUpd.h b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspsUpd.h index 311980774b..8a4fe1a393 100644 --- a/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspsUpd.h +++ b/src/vendorcode/intel/fsp/fsp2_0/apollolake/FspsUpd.h @@ -35,7 +35,7 @@ are permitted provided that the following conditions are met: #include <FspUpd.h> -#pragma pack(push, 1) +#pragma pack(1) /** Fsp S Configuration @@ -118,74 +118,76 @@ typedef struct { **/ UINT8 PkgCStateLimit; -/** Offset 0x002D -**/ - UINT8 UnusedUpdSpace0; - -/** Offset 0x002E - C-State auto-demotion +/** Offset 0x002D - C-State auto-demotion C-State Auto Demotion. 0:Disable(Default) C1 and C3 Auto-demotion, 1:Enable C3/C6/C7 Auto-demotion to C1, 2:Enable C6/C7 Auto-demotion to C3, 3:Enable C6/C7 Auto-demotion to C1 and C3. **/ UINT8 CStateAutoDemotion; -/** Offset 0x002F - C-State un-demotion +/** Offset 0x002E - C-State un-demotion C-State un-demotion. 0:Disable(Default) C1 and C3 Un-demotion, 1:Enable C1 Un-demotion, 2:Enable C3 Un-demotion, 3:Enable C1 and C3 Un-demotion. **/ UINT8 CStateUnDemotion; -/** Offset 0x0030 - Max Core C-State +/** Offset 0x002F - Max Core C-State Max Core C-State. 0:Unlimited, 1:C1, 2:C3, 3:C6, 4:C7, 5:C8, 6:C9, 7:C10, 8:CCx(Default). **/ UINT8 MaxCoreCState; -/** Offset 0x0031 - Package C-State Demotion +/** Offset 0x0030 - Package C-State Demotion Enable or Disable Package Cstate Demotion. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PkgCStateDemotion; -/** Offset 0x0032 - Package C-State Un-demotion +/** Offset 0x0031 - Package C-State Un-demotion Enable or Disable Package Cstate UnDemotion. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PkgCStateUnDemotion; -/** Offset 0x0033 - Turbo Mode +/** Offset 0x0032 - Turbo Mode Enable or Disable long duration Turbo Mode. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 TurboMode; -/** Offset 0x0034 - SC HDA Verb Table Entry Number +/** Offset 0x0033 - SC HDA Verb Table Entry Number Number of Entries in Verb Table. 0(Default). **/ UINT8 HdaVerbTableEntryNum; -/** Offset 0x0035 - SC HDA Verb Table Pointer +/** Offset 0x0034 - SC HDA Verb Table Pointer Pointer to Array of pointers to Verb Table. 0x00000000(Default). **/ UINT32 HdaVerbTablePtr; -/** Offset 0x0039 - Enable/Disable P2SB device hidden. +/** Offset 0x0038 - Enable/Disable P2SB device hidden. Enable/Disable P2SB device hidden. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 P2sbUnhide; -/** Offset 0x003A - IPU Enable/Disable +/** Offset 0x0039 - IPU Enable/Disable Enable/Disable IPU Device. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 IpuEn; -/** Offset 0x003B - IMGU ACPI mode selection +/** Offset 0x003A - IMGU ACPI mode selection 0:Auto, 1:IGFX Child device(Default), 2:ACPI device. 0:Disable, 1:IGFX Child device, 2:ACPI device **/ UINT8 IpuAcpiMode; +/** Offset 0x003B - Enable ForceWake + Enable/disable ForceWake Models. 0:Disable(Default), 1:Enable. + $EN_DIS +**/ + UINT8 ForceWake; + /** Offset 0x003C - GttMmAdr GttMmAdr structure for initialization. 0xBF000000(Default). **/ @@ -196,358 +198,345 @@ typedef struct { **/ UINT32 GmAdr; -/** Offset 0x0044 - Enable ForceWake - Enable/disable ForceWake Models. 0:Disable(Default), 1:Enable. - $EN_DIS -**/ - UINT8 ForceWake; - -/** Offset 0x0045 - Enable PavpLock +/** Offset 0x0044 - Enable PavpLock Enable/disable PavpLock. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PavpLock; -/** Offset 0x0046 - Enable GraphicsFreqModify +/** Offset 0x0045 - Enable GraphicsFreqModify Enable/disable GraphicsFreqModify. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 GraphicsFreqModify; -/** Offset 0x0047 - Enable GraphicsFreqReq +/** Offset 0x0046 - Enable GraphicsFreqReq Enable/disable GraphicsFreqReq. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 GraphicsFreqReq; -/** Offset 0x0048 - Enable GraphicsVideoFreq +/** Offset 0x0047 - Enable GraphicsVideoFreq Enable/disable GraphicsVideoFreq. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 GraphicsVideoFreq; -/** Offset 0x0049 - Enable PmLock +/** Offset 0x0048 - Enable PmLock Enable/disable PmLock. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PmLock; -/** Offset 0x004A - Enable DopClockGating +/** Offset 0x0049 - Enable DopClockGating Enable/disable DopClockGating. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 DopClockGating; -/** Offset 0x004B - Enable UnsolicitedAttackOverride +/** Offset 0x004A - Enable UnsolicitedAttackOverride Enable/disable UnsolicitedAttackOverride. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 UnsolicitedAttackOverride; -/** Offset 0x004C - Enable WOPCMSupport +/** Offset 0x004B - Enable WOPCMSupport Enable/disable WOPCMSupport. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 WOPCMSupport; -/** Offset 0x004D - Enable WOPCMSize +/** Offset 0x004C - Enable WOPCMSize Enable/disable WOPCMSize. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 WOPCMSize; -/** Offset 0x004E - Enable PowerGating +/** Offset 0x004D - Enable PowerGating Enable/disable PowerGating. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PowerGating; -/** Offset 0x004F - Enable UnitLevelClockGating +/** Offset 0x004E - Enable UnitLevelClockGating Enable/disable UnitLevelClockGating. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 UnitLevelClockGating; -/** Offset 0x0050 - Enable FastBoot +/** Offset 0x004F - Enable FastBoot Enable/disable FastBoot. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 FastBoot; -/** Offset 0x0051 - Enable DynSR +/** Offset 0x0050 - Enable DynSR Enable/disable DynSR. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 DynSR; -/** Offset 0x0052 - Enable SaIpuEnable +/** Offset 0x0051 - Enable SaIpuEnable Enable/disable SaIpuEnable. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 SaIpuEnable; -/** Offset 0x0053 - BMP Logo Data Size +/** Offset 0x0052 - GT PM Support + Enable/Disable GT power management support. 0:Disable, 1:Enable(Default). + $EN_DIS +**/ + UINT8 PmSupport; + +/** Offset 0x0053 - RC6(Render Standby) + Enable/Disable render standby support. 0:Disable, 1:Enable(Default). + $EN_DIS +**/ + UINT8 EnableRenderStandby; + +/** Offset 0x0054 - BMP Logo Data Size BMP logo data buffer size. 0x00000000(Default). **/ UINT32 LogoSize; -/** Offset 0x0057 - BMP Logo Data Pointer +/** Offset 0x0058 - BMP Logo Data Pointer BMP logo data pointer to a BMP format buffer. 0x00000000(Default). **/ UINT32 LogoPtr; -/** Offset 0x005B - Graphics Configuration Data Pointer +/** Offset 0x005C - Graphics Configuration Data Pointer Graphics configuration data used for initialization. 0x00000000(Default). **/ UINT32 GraphicsConfigPtr; -/** Offset 0x005F - GT PM Support - Enable/Disable GT power management support. 0:Disable, 1:Enable(Default). - $EN_DIS -**/ - UINT8 PmSupport; - -/** Offset 0x0060 - RC6(Render Standby) - Enable/Disable render standby support. 0:Disable, 1:Enable(Default). - $EN_DIS -**/ - UINT8 EnableRenderStandby; - -/** Offset 0x0061 - PAVP Enable +/** Offset 0x0060 - PAVP Enable Enable/Disable Protected Audio Visual Path (PAVP). 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 PavpEnable; -/** Offset 0x0062 - PAVP PR3 +/** Offset 0x0061 - PAVP PR3 Enable/Disable PAVP PR3 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 PavpPr3; -/** Offset 0x0063 - CdClock Frequency selection +/** Offset 0x0062 - CdClock Frequency selection 0:144MHz, 1:288MHz, 2:384MHz, 3:576MHz, 4:624MHz(Default). 0: 144 MHz, 1: 288 MHz, 2: 384 MHz, 3: 576 MHz, 4: 624 MHz **/ UINT8 CdClock; -/** Offset 0x0064 - Enable/Disable PeiGraphicsPeimInit +/** Offset 0x0063 - Enable/Disable PeiGraphicsPeimInit Enable/Disable PeiGraphicsPeimInit 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 PeiGraphicsPeimInit; -/** Offset 0x0065 - Write Protection Support +/** Offset 0x0064 - Write Protection Support Enable/disable Write Protection. 0:Disable, 1:Enable(Default). **/ UINT8 WriteProtectionEnable[5]; -/** Offset 0x006A - Read Protection Support +/** Offset 0x0069 - Read Protection Support Enable/disable Read Protection. 0:Disable, 1:Enable(Default). **/ UINT8 ReadProtectionEnable[5]; -/** Offset 0x006F - Protected Range Limitation +/** Offset 0x006E - Protected Range Limitation The address of the upper limit of protection, 0x0FFFh(Default). **/ UINT16 ProtectedRangeLimit[5]; -/** Offset 0x0079 - Protected Range Base +/** Offset 0x0078 - Protected Range Base The base address of the upper limit of protection. 0x0000(Default). **/ UINT16 ProtectedRangeBase[5]; -/** Offset 0x0083 - Enable SC Gaussian Mixture Models +/** Offset 0x0082 - Enable SC Gaussian Mixture Models Enable/disable SC Gaussian Mixture Models. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 Gmm; -/** Offset 0x0084 - GMM Clock Gating - PGCB Clock Trunk +/** Offset 0x0083 - GMM Clock Gating - PGCB Clock Trunk Enable/disable PGCB Clock Trunk. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingPgcbClkTrunk; -/** Offset 0x0085 - GMM Clock Gating - Sideband +/** Offset 0x0084 - GMM Clock Gating - Sideband Enable/disable Sideband. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingSb; -/** Offset 0x0086 - GMM Clock Gating - Sideband +/** Offset 0x0085 - GMM Clock Gating - Sideband Enable/disable Sideband. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingSbClkTrunk; -/** Offset 0x0087 - GMM Clock Gating - Sideband Clock Partition +/** Offset 0x0086 - GMM Clock Gating - Sideband Clock Partition Enable/disable Sideband Clock Partition. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingSbClkPartition; -/** Offset 0x0088 - GMM Clock Gating - Core +/** Offset 0x0087 - GMM Clock Gating - Core Enable/disable Core. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingCore; -/** Offset 0x0089 - GMM Clock Gating - DMA +/** Offset 0x0088 - GMM Clock Gating - DMA Enable/disable DMA. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingDma; -/** Offset 0x008A - GMM Clock Gating - Register Access +/** Offset 0x0089 - GMM Clock Gating - Register Access Enable/disable Register Access. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingRegAccess; -/** Offset 0x008B - GMM Clock Gating - Host +/** Offset 0x008A - GMM Clock Gating - Host Enable/disable Host. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingHost; -/** Offset 0x008C - GMM Clock Gating - Partition +/** Offset 0x008B - GMM Clock Gating - Partition Enable/disable Partition. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingPartition; -/** Offset 0x008D - Clock Gating - Trunk +/** Offset 0x008C - Clock Gating - Trunk Enable/disable Trunk. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ClkGatingTrunk; -/** Offset 0x008E - HD Audio Support +/** Offset 0x008D - HD Audio Support Enable/disable HDA Audio Feature. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 HdaEnable; -/** Offset 0x008F - HD Audio DSP Support +/** Offset 0x008E - HD Audio DSP Support Enable/disable HDA Audio DSP Feature. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 DspEnable; -/** Offset 0x0090 - Azalia wake-on-ring +/** Offset 0x008F - Azalia wake-on-ring Enable/disable Azalia wake-on-ring. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 Pme; -/** Offset 0x0091 - HD-Audio I/O Buffer Ownership +/** Offset 0x0090 - HD-Audio I/O Buffer Ownership Set HD-Audio I/O Buffer Ownership. 0:HD-Audio link owns all the I/O buffers(Default) 0:HD-Audio link owns all the I/O buffers, 1:HD-Audio link owns 4 I/O buffers and I2S port owns 4 I/O buffers, 3:I2S port owns all the I/O buffers **/ UINT8 HdAudioIoBufferOwnership; -/** Offset 0x0092 - HD-Audio I/O Buffer Voltage +/** Offset 0x0091 - HD-Audio I/O Buffer Voltage HD-Audio I/O Buffer Voltage Mode Selectiton . 0:3.3V(Default), 1:1.8V. 0: 3.3V, 1: 1.8V **/ UINT8 HdAudioIoBufferVoltage; -/** Offset 0x0093 - HD-Audio Virtual Channel Type +/** Offset 0x0092 - HD-Audio Virtual Channel Type HD-Audio Virtual Channel Type Selectiton. 0:VC0(Default), 1:VC1. 0: VC0, 1: VC1 **/ UINT8 HdAudioVcType; -/** Offset 0x0094 - HD-Audio Link Frequency +/** Offset 0x0093 - HD-Audio Link Frequency HD-Audio Virtual Channel Type Selectiton. 0:6MHz(Default), 1:12MHz, 2:24MHz, 3:48MHz, 4:96MHz, 5:Invalid. 0: 6MHz, 1: 12MHz, 2: 24MHz, 3: 48MHz, 4: 96MHz, 5: Invalid **/ UINT8 HdAudioLinkFrequency; -/** Offset 0x0095 - HD-Audio iDisp-Link Frequency +/** Offset 0x0094 - HD-Audio iDisp-Link Frequency HD-Audio iDisp-Link Frequency Selectiton. 0:6MHz(Default), 1:12MHz, 2:24MHz, 3:48MHz, 4:96MHz, 5:Invalid. 0: 6MHz, 1: 12MHz, 2: 24MHz, 3: 48MHz, 4: 96MHz, 5: Invalid **/ UINT8 HdAudioIDispLinkFrequency; -/** Offset 0x0096 - HD-Audio iDisp-Link T-Mode +/** Offset 0x0095 - HD-Audio iDisp-Link T-Mode HD-Audio iDisp-Link T-Mode Selectiton. 0:2T(Default), 1:1T. 0: 2T, 1: 1T **/ UINT8 HdAudioIDispLinkTmode; -/** Offset 0x0097 - HD-Audio Disp DMIC +/** Offset 0x0096 - HD-Audio Disp DMIC HD-Audio Disp DMIC Selectiton. 0:Disable, 1:2ch array(Default), 2:4ch array. 0: Disable, 1: 2ch array, 2: 4ch array **/ UINT8 DspEndpointDmic; -/** Offset 0x0098 - HD-Audio Bluetooth +/** Offset 0x0097 - HD-Audio Bluetooth Enable/Disable HD-Audio bluetooth. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 DspEndpointBluetooth; -/** Offset 0x0099 - HD-Audio I2S SHK +/** Offset 0x0098 - HD-Audio I2S SHK Enable/Disable HD-Audio I2S SHK. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 DspEndpointI2sSkp; -/** Offset 0x009A - HD-Audio I2S HP +/** Offset 0x0099 - HD-Audio I2S HP Enable/Disable HD-Audio I2S HP. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 DspEndpointI2sHp; -/** Offset 0x009B - HD-Audio Controller Power Gating +/** Offset 0x009A - HD-Audio Controller Power Gating Enable/Disable HD-Audio Controller Power Gating. This option is deprecated. $EN_DIS **/ UINT8 AudioCtlPwrGate; -/** Offset 0x009C - HD-Audio ADSP Power Gating +/** Offset 0x009B - HD-Audio ADSP Power Gating Enable/Disable HD-Audio ADSP Power Gating. This option is deprecated. $EN_DIS **/ UINT8 AudioDspPwrGate; -/** Offset 0x009D - HD-Audio CSME Memory Transfers +/** Offset 0x009C - HD-Audio CSME Memory Transfers Enable/Disable HD-Audio CSME Memory Transfers. 0:VC0(Default), 1:VC2. 0: VC0, 1: VC2 **/ UINT8 Mmt; -/** Offset 0x009E - HD-Audio Host Memory Transfers +/** Offset 0x009D - HD-Audio Host Memory Transfers Enable/Disable HD-Audio Host Memory Transfers. 0:VC0(Default), 1:VC2. 0: VC0, 1: VC2 **/ UINT8 Hmt; -/** Offset 0x009F - HD-Audio BIOS Configuration Lock Down - Enable/Disable HD-Audio BIOS Configuration Lock Down. 0:Disable(Default), 1:Enable. - This option is deprecated - $EN_DIS -**/ - UINT8 BiosCfgLockDown; - -/** Offset 0x00A0 - HD-Audio Power Gating +/** Offset 0x009E - HD-Audio Power Gating Enable/Disable HD-Audio BIOS Configuration Lock Down. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 HDAudioPwrGate; -/** Offset 0x00A1 - HD-Audio Clock Gatingn +/** Offset 0x009F - HD-Audio Clock Gatingn Enable/Disable HD-Audio Clock Gating. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 HDAudioClkGate; -/** Offset 0x00A2 - Bitmask of DSP Feature +/** Offset 0x00A0 - Bitmask of DSP Feature Set Bitmask of HD-Audio DSP Feature. 0x00000000(Default). [BIT0] - WoV, [BIT1] - BT Sideband, [BIT2] - Codec VAD, [BIT5] - BT Intel HFP, [BIT6] - BT Intel A2DP, [BIT7] - DSP based speech pre-processing disabled, [BIT8] - 0: @@ -555,7 +544,7 @@ typedef struct { **/ UINT32 DspFeatureMask; -/** Offset 0x00A6 - Bitmask of supported DSP Post-Processing Modules +/** Offset 0x00A4 - Bitmask of supported DSP Post-Processing Modules Set HD-Audio Bitmask of supported DSP Post-Processing Modules. 0x00000000(Default). [BIT0] - WoV, [BIT1] - BT Sideband, [BIT2] - Codec VAD, [BIT5] - BT Intel HFP, [BIT6] - BT Intel A2DP, [BIT7] - DSP based speech pre-processing disabled, [BIT8] - 0: @@ -563,505 +552,524 @@ typedef struct { **/ UINT32 DspPpModuleMask; -/** Offset 0x00AA - Enable High Precision Timer +/** Offset 0x00A8 - HD-Audio BIOS Configuration Lock Down + Enable/Disable HD-Audio BIOS Configuration Lock Down. 0:Disable(Default), 1:Enable. + This option is deprecated + $EN_DIS +**/ + UINT8 BiosCfgLockDown; + +/** Offset 0x00A9 - Enable High Precision Timer Enable/Disable Hpet. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 Hpet; -/** Offset 0x00AB - Hpet Valid BDF Value +/** Offset 0x00AA - Hpet Valid BDF Value Enable/Disable Hpet Valid BDF Value. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 HpetBdfValid; -/** Offset 0x00AC - Bus Number of Hpet +/** Offset 0x00AB - Bus Number of Hpet Completer ID of Bus Number of Hpet. Default = 0xFA(Default). **/ UINT8 HpetBusNumber; -/** Offset 0x00AD - Device Number of Hpet +/** Offset 0x00AC - Device Number of Hpet Completer ID of Device Number of Hpet. 0x1F(Default). **/ UINT8 HpetDeviceNumber; -/** Offset 0x00AE - Function Number of Hpet +/** Offset 0x00AD - Function Number of Hpet Completer ID of Function Number of Hpet. 0x00(Default). **/ UINT8 HpetFunctionNumber; -/** Offset 0x00AF -**/ - UINT32 UnusedUpdSpace1; - -/** Offset 0x00B3 - IoApic Valid BDF Value +/** Offset 0x00AE - IoApic Valid BDF Value Enable/Disable IoApic Valid BDF Value. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 IoApicBdfValid; -/** Offset 0x00B4 - Bus Number of IoApic +/** Offset 0x00AF - Bus Number of IoApic Completer ID of Bus Number of IoApic. 0xFA(Default). **/ UINT8 IoApicBusNumber; -/** Offset 0x00B5 - Device Number of IoApic +/** Offset 0x00B0 - Device Number of IoApic Completer ID of Device Number of IoApic. 0x0F(Default). **/ UINT8 IoApicDeviceNumber; -/** Offset 0x00B6 - Function Number of IoApic +/** Offset 0x00B1 - Function Number of IoApic Completer ID of Function Number of IoApic. 0x00(Default). **/ UINT8 IoApicFunctionNumber; -/** Offset 0x00B7 - IOAPIC Entry 24-119 +/** Offset 0x00B2 - IOAPIC Entry 24-119 Enable/Disable IOAPIC Entry 24-119. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 IoApicEntry24_119; -/** Offset 0x00B8 - IO APIC ID +/** Offset 0x00B3 - IO APIC ID This member determines IOAPIC ID. 0x01(Default). **/ UINT8 IoApicId; -/** Offset 0x00B9 - IoApic Range +/** Offset 0x00B4 - IoApic Range Define address bits 19:12 for the IOxAPIC range. 0x00(Default). **/ UINT8 IoApicRangeSelect; -/** Offset 0x00BA - ISH Controller +/** Offset 0x00B5 - ISH Controller Enable/Disable ISH Controller. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 IshEnable; -/** Offset 0x00BB - BIOS Interface Lock Down +/** Offset 0x00B6 - BIOS Interface Lock Down Enable/Disable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 BiosInterface; -/** Offset 0x00BC - Bios LockDown Enable +/** Offset 0x00B7 - Bios LockDown Enable Enable the BIOS Lock Enable (BLE) feature and set EISS bit. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 BiosLock; -/** Offset 0x00BD - SPI EISS Status +/** Offset 0x00B8 - SPI EISS Status Enable/Disable InSMM.STS (EISS) in SPI. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SpiEiss; -/** Offset 0x00BE - BiosLock SWSMI Number +/** Offset 0x00B9 - BiosLock SWSMI Number This member describes the SwSmi value for Bios Lock. 0xA9(Default). **/ UINT8 BiosLockSwSmiNumber; -/** Offset 0x00BF - LPSS IOSF PMCTL S0ix Enable +/** Offset 0x00BA - LPSS IOSF PMCTL S0ix Enable Enable/Disable LPSS IOSF Bridge PMCTL Register S0ix Bits. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 LPSS_S0ixEnable; -/** Offset 0x00C0 - LPSS I2C Clock Gating Configuration +/** Offset 0x00BB +**/ + UINT8 UnusedUpdSpace0[1]; + +/** Offset 0x00BC - LPSS I2C Clock Gating Configuration Enable/Disable LPSS I2C Clock Gating. 0:Disable, 1:Enable(Default). **/ UINT8 I2cClkGateCfg[8]; -/** Offset 0x00C8 - PSS HSUART Clock Gating Configuration +/** Offset 0x00C4 - PSS HSUART Clock Gating Configuration Enable/Disable LPSS HSUART Clock Gating. 0:Disable, 1:Enable(Default). **/ UINT8 HsuartClkGateCfg[4]; -/** Offset 0x00CC - LPSS SPI Clock Gating Configuration +/** Offset 0x00C8 - LPSS SPI Clock Gating Configuration Enable/Disable LPSS SPI Clock Gating. 0:Disable, 1:Enable(Default). **/ UINT8 SpiClkGateCfg[3]; -/** Offset 0x00CF - I2C Device 0 +/** Offset 0x00CB - I2C Device 0 Enable/Disable I2C Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c0Enable; -/** Offset 0x00D0 - I2C Device 1 +/** Offset 0x00CC - I2C Device 1 Enable/Disable I2C Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c1Enable; -/** Offset 0x00D1 - I2C Device 2 +/** Offset 0x00CD - I2C Device 2 Enable/Disable I2C Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c2Enable; -/** Offset 0x00D2 - I2C Device 3 +/** Offset 0x00CE - I2C Device 3 Enable/Disable I2C Device 3. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c3Enable; -/** Offset 0x00D3 - I2C Device 4 +/** Offset 0x00CF - I2C Device 4 Enable/Disable I2C Device 4. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c4Enable; -/** Offset 0x00D4 - I2C Device 5 +/** Offset 0x00D0 - I2C Device 5 Enable/Disable I2C Device 5. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c5Enable; -/** Offset 0x00D5 - I2C Device 6 +/** Offset 0x00D1 - I2C Device 6 Enable/Disable I2C Device 6. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c6Enable; -/** Offset 0x00D6 - I2C Device 7 +/** Offset 0x00D2 - I2C Device 7 Enable/Disable I2C Device 7. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 I2c7Enable; -/** Offset 0x00D7 - UART Device 0 +/** Offset 0x00D3 - UART Device 0 Enable/Disable UART Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Hsuart0Enable; -/** Offset 0x00D8 - UART Device 1 +/** Offset 0x00D4 - UART Device 1 Enable/Disable UART Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Hsuart1Enable; -/** Offset 0x00D9 - UART Device 2 +/** Offset 0x00D5 - UART Device 2 Enable/Disable UART Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Hsuart2Enable; -/** Offset 0x00DA - UART Device 3 +/** Offset 0x00D6 - UART Device 3 Enable/Disable UART Device 3. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Hsuart3Enable; -/** Offset 0x00DB - SPI UART Device 0 +/** Offset 0x00D7 - SPI UART Device 0 Enable/Disable SPI Device 0. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Spi0Enable; -/** Offset 0x00DC - SPI UART Device 1 +/** Offset 0x00D8 - SPI UART Device 1 Enable/Disable SPI Device 1. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Spi1Enable; -/** Offset 0x00DD - SPI UART Device 2 +/** Offset 0x00D9 - SPI UART Device 2 Enable/Disable SPI Device 2. 0:Disabled, 1:PCI Mode(Default), 2:ACPI Mode. 0: Disabled, 1: PCI Mode, 2: ACPI Mode **/ UINT8 Spi2Enable; -/** Offset 0x00DE - UART Debug Base Address - UART Debug Base Address. 0x00000000(Default). -**/ - UINT32 Uart2KernelDebugBaseAddress; - -/** Offset 0x00E2 - OS Debug Feature +/** Offset 0x00DA - OS Debug Feature Enable/Disable OS Debug Feature. 0:Disable(Default), 1: Enable. $EN_DIS **/ UINT8 OsDbgEnable; -/** Offset 0x00E3 - DCI Feature +/** Offset 0x00DB - DCI Feature Enable/Disable DCI Feature. 0:Disable(Default), 1: Enable. $EN_DIS **/ UINT8 DciEn; -/** Offset 0x00E4 - Enable PCIE Clock Gating +/** Offset 0x00DC - UART Debug Base Address + UART Debug Base Address. 0x00000000(Default). +**/ + UINT32 Uart2KernelDebugBaseAddress; + +/** Offset 0x00E0 - Enable PCIE Clock Gating Enable/disable PCIE Clock Gating. 0:Enable, 1:Disable(Default). 0:Enable, 1:Disable **/ UINT8 PcieClockGatingDisabled; -/** Offset 0x00E5 - Enable PCIE Root Port 8xh Decode +/** Offset 0x00E1 - Enable PCIE Root Port 8xh Decode Enable/disable PCIE Root Port 8xh Decode. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 PcieRootPort8xhDecode; -/** Offset 0x00E6 - PCIE 8xh Decode Port Index +/** Offset 0x00E2 - PCIE 8xh Decode Port Index PCIE 8xh Decode Port Index. 0x00(Default). **/ UINT8 Pcie8xhDecodePortIndex; -/** Offset 0x00E7 - Enable PCIE Root Port Peer Memory Write +/** Offset 0x00E3 - Enable PCIE Root Port Peer Memory Write Enable/disable PCIE root port peer memory write. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PcieRootPortPeerMemoryWriteEnable; -/** Offset 0x00E8 - PCIE SWSMI Number +/** Offset 0x00E4 - PCIE SWSMI Number This member describes the SwSmi value for override PCIe ASPM table. 0xAA(Default). **/ UINT8 PcieAspmSwSmiNumber; -/** Offset 0x00E9 - PCI Express Root Port +/** Offset 0x00E5 +**/ + UINT8 UnusedUpdSpace1[1]; + +/** Offset 0x00E6 - PCI Express Root Port Control the PCI Express Root Port . 0:Disable, 1:Enable(Default). **/ UINT8 PcieRootPortEn[6]; -/** Offset 0x00EF - Hide PCIE Root Port Configuration Space +/** Offset 0x00EC - Hide PCIE Root Port Configuration Space Enable/disable Hide PCIE Root Port Configuration Space. 0:Disable(Default), 1:Enable. **/ UINT8 PcieRpHide[6]; -/** Offset 0x00F5 - PCIE Root Port Slot Implement +/** Offset 0x00F2 - PCIE Root Port Slot Implement Enable/disable PCIE Root Port Slot Implement. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpSlotImplemented[6]; -/** Offset 0x00FB - Hot Plug +/** Offset 0x00F8 - Hot Plug PCI Express Hot Plug Enable/Disable. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpHotPlug[6]; -/** Offset 0x0101 - PCIE PM SCI +/** Offset 0x00FE - PCIE PM SCI Enable/Disable PCI Express PME SCI. 0:Disable(Default), 1:Enable. **/ UINT8 PcieRpPmSci[6]; -/** Offset 0x0107 - PCIE Root Port Extended Sync +/** Offset 0x0104 - PCIE Root Port Extended Sync Enable/Disable PCIE Root Port Extended Sync. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpExtSync[6]; -/** Offset 0x010D - Transmitter Half Swing +/** Offset 0x010A - Transmitter Half Swing Transmitter Half Swing Enable/Disable. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpTransmitterHalfSwing[6]; -/** Offset 0x0113 - ACS +/** Offset 0x0110 - ACS Enable/Disable Access Control Services Extended Capability. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpAcsEnabled[6]; -/** Offset 0x0119 - Clock Request Support +/** Offset 0x0116 - Clock Request Support Enable/Disable CLKREQ# Support. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpClkReqSupported[6]; -/** Offset 0x011F - Configure CLKREQ Number +/** Offset 0x011C - Configure CLKREQ Number Configure Root Port CLKREQ Number if CLKREQ is supported. Default=0x04, 0x05, 0x00, 0x01, 0x02, 0x03. **/ UINT8 PcieRpClkReqNumber[6]; -/** Offset 0x0125 - CLKREQ# Detection +/** Offset 0x0122 - CLKREQ# Detection Enable/Disable CLKREQ# Detection Probe. 0: Disable(Default), 1: Enable. **/ UINT8 PcieRpClkReqDetect[6]; -/** Offset 0x012B - Advanced Error Reporting +/** Offset 0x0128 - Advanced Error Reporting Enable/Disable Advanced Error Reporting. 0: Disable(Default), 1: Enable. **/ UINT8 AdvancedErrorReporting[6]; -/** Offset 0x0131 - PME Interrupt +/** Offset 0x012E - PME Interrupt Enable/Disable PME Interrupt. 0: Disable(Default), 1: Enable. **/ UINT8 PmeInterrupt[6]; -/** Offset 0x0137 - URR +/** Offset 0x0134 - URR PCI Express Unsupported Request Reporting Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 UnsupportedRequestReport[6]; -/** Offset 0x013D - FER +/** Offset 0x013A - FER PCI Express Device Fatal Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 FatalErrorReport[6]; -/** Offset 0x0143 - NFER +/** Offset 0x0140 - NFER PCI Express Device Non-Fatal Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 NoFatalErrorReport[6]; -/** Offset 0x0149 - CER +/** Offset 0x0146 - CER PCI Express Device Correctable Error Reporting Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 CorrectableErrorReport[6]; -/** Offset 0x014F - SEFE +/** Offset 0x014C - SEFE Root PCI Express System Error on Fatal Error Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 SystemErrorOnFatalError[6]; -/** Offset 0x0155 - SENFE +/** Offset 0x0152 - SENFE Root PCI Express System Error on Non-Fatal Error Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 SystemErrorOnNonFatalError[6]; -/** Offset 0x015B - SECE +/** Offset 0x0158 - SECE Root PCI Express System Error on Correctable Error Enable/Disable. 0:Disable(Default), 1:Enable. **/ UINT8 SystemErrorOnCorrectableError[6]; -/** Offset 0x0161 - PCIe Speed +/** Offset 0x015E - PCIe Speed Configure PCIe Speed. 0:Auto(Default), 1:Gen1, 2:Gen2, 3:Gen3. **/ UINT8 PcieRpSpeed[6]; -/** Offset 0x0167 - Physical Slot Number +/** Offset 0x0164 - Physical Slot Number Physical Slot Number for PCIE Root Port. Default=0x00, 0x01, 0x02, 0x03, 0x04, 0x05. **/ UINT8 PhysicalSlotNumber[6]; -/** Offset 0x016D - CTO +/** Offset 0x016A - CTO Enable/Disable PCI Express Completion Timer TO . 0:Disable(Default), 1:Enable. **/ UINT8 PcieRpCompletionTimeout[6]; -/** Offset 0x0173 - PTM Support +/** Offset 0x0170 - PTM Support Enable/Disable PTM Support. 0:Disable(Default), 1:Enable. **/ UINT8 PtmEnable[6]; -/** Offset 0x0179 - ASPM +/** Offset 0x0176 - ASPM PCI Express Active State Power Management settings. 0:Disable, 1:L0s, 2:L1, 3:L0sL1, 4:Auto(Default). **/ UINT8 PcieRpAspm[6]; -/** Offset 0x017F - L1 Substates +/** Offset 0x017C - L1 Substates PCI Express L1 Substates settings. 0:Disable, 1:L1.1, 2:L1.2, 3:L1.1 & L1.2(Default). **/ UINT8 PcieRpL1Substates[6]; -/** Offset 0x0185 - PCH PCIe LTR +/** Offset 0x0182 - PCH PCIe LTR PCH PCIE Latency Reporting Enable/Disable. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpLtrEnable[6]; -/** Offset 0x018B - PCIE LTR Lock +/** Offset 0x0188 - PCIE LTR Lock PCIE LTR Configuration Lock. 0:Disable(Default), 1:Enable. **/ UINT8 PcieRpLtrConfigLock[6]; -/** Offset 0x0191 - PME_B0_S5 Disable bit +/** Offset 0x018E - PME_B0_S5 Disable bit PME_B0_S5_DIS bit in the General PM Configuration B (GEN_PMCON_B) register. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PmeB0S5Dis; -/** Offset 0x0192 - PCI Clock Run +/** Offset 0x018F - PCI Clock Run This member describes whether or not the PCI ClockRun feature of SC should be enabled. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 PciClockRun; -/** Offset 0x0193 - Enable/Disable Timer 8254 Clock Setting +/** Offset 0x0190 - Enable/Disable Timer 8254 Clock Setting Enable/Disable Timer 8254 Clock. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 Timer8254ClkSetting; -/** Offset 0x0194 - Chipset SATA +/** Offset 0x0191 - Chipset SATA Enables or Disables the Chipset SATA Controller. The Chipset SATA controller supports the 2 black internal SATA ports (up to 3Gb/s supported per port). 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 EnableSata; -/** Offset 0x0195 - SATA Mode Selection +/** Offset 0x0192 - SATA Mode Selection Determines how SATA controller(s) operate. 0:AHCI(Default), 1:RAID. 0:AHCI, 1:RAID **/ UINT8 SataMode; -/** Offset 0x0196 - Aggressive LPM Support +/** Offset 0x0193 - Aggressive LPM Support Enable PCH to aggressively enter link power state. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SataSalpSupport; -/** Offset 0x0197 - SATA Power Optimization +/** Offset 0x0194 - SATA Power Optimization Enable SATA Power Optimizer on SC side. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 SataPwrOptEnable; -/** Offset 0x0198 - eSATA Speed Limit +/** Offset 0x0195 - eSATA Speed Limit Enable/Disable eSATA Speed Limit. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 eSATASpeedLimit; -/** Offset 0x0199 - SATA Speed Limit +/** Offset 0x0196 - SATA Speed Limit SATA Speed Limit. 0h:ScSataSpeed(Default), 1h:1.5Gb/s(Gen 1), 2h:3Gb/s(Gen 2), 3h:6Gb/s(Gen 3). 0:Default, 1: 1.5 Gb/s (Gen 1), 2: 3 Gb/s(Gen 2), 3: 6 Gb/s (Gen 1) **/ UINT8 SpeedLimit; -/** Offset 0x019A - SATA Port +/** Offset 0x0197 +**/ + UINT8 UnusedUpdSpace2[1]; + +/** Offset 0x0198 - SATA Port Enable or Disable SATA Port. 0:Disable, 1:Enable(Default). **/ UINT8 SataPortsEnable[2]; -/** Offset 0x019C - SATA Port DevSlp +/** Offset 0x019A - SATA Port DevSlp Enable/Disable SATA Port DevSlp. Board rework for LP needed before enable. 0:Disable(Default), 1:Enable. **/ UINT8 SataPortsDevSlp[2]; -/** Offset 0x019E - SATA Port HotPlug +/** Offset 0x019C - SATA Port HotPlug Enable/Disable SATA Port Hotplug . 0:Disable(Default), 1:Enable. **/ UINT8 SataPortsHotPlug[2]; -/** Offset 0x01A0 - Mechanical Presence Switch +/** Offset 0x019E - Mechanical Presence Switch Controls reporting if this port has an Mechanical Presence Switch.\n Note:Requires hardware support. 0:Disable, 1:Enable(Default). **/ UINT8 SataPortsInterlockSw[2]; -/** Offset 0x01A2 - External SATA Ports +/** Offset 0x01A0 - External SATA Ports Enable/Disable External SATA Ports. 0:Disable(Default), 1:Enable. **/ UINT8 SataPortsExternal[2]; -/** Offset 0x01A4 - Spin Up Device +/** Offset 0x01A2 - Spin Up Device Enable/Disable device spin up at boot on selected Sata Ports. 0:Disable(Default), 1:Enable. **/ UINT8 SataPortsSpinUp[2]; -/** Offset 0x01A6 - SATA Solid State +/** Offset 0x01A4 - SATA Solid State Identify the SATA port is connected to Solid State Drive or Hard Disk Drive. 0:Hard Disk Drive(Default), 1:Solid State Drive. **/ UINT8 SataPortsSolidStateDrive[2]; -/** Offset 0x01A8 - DITO Configuration +/** Offset 0x01A6 - DITO Configuration Enable/Disable DITO Configuration. 0:Disable(Default), 1:Enable. **/ UINT8 SataPortsEnableDitoConfig[2]; -/** Offset 0x01AA - DM Value +/** Offset 0x01A8 - DM Value DM Value. 0:Minimum, 0x0F:Maximum(Default). **/ UINT8 SataPortsDmVal[2]; +/** Offset 0x01AA +**/ + UINT8 UnusedUpdSpace3[2]; + /** Offset 0x01AC - DITO Value DEVSLP Idle Timeout Value. 0:Minimum, 0x03FF:Maximum, 0x0271(Default). **/ @@ -1077,212 +1085,212 @@ typedef struct { **/ UINT16 SubSystemId; -/** Offset 0x01B4 -**/ - UINT8 UnusedUpdSpace2[10]; - -/** Offset 0x01BE - CRIDSettings +/** Offset 0x01B4 - CRIDSettings PMC CRID setting. 0:Disable(Default), 1:CRID_1, 2:CRID_2, 3:CRID_3. **/ UINT8 CRIDSettings; -/** Offset 0x01BF - ResetSelect +/** Offset 0x01B5 - ResetSelect ResetSelect. 0x6:warm reset(Default), 0xE:cold reset. **/ UINT8 ResetSelect; -/** Offset 0x01C0 - SD Card Support (D27:F0) +/** Offset 0x01B6 - SD Card Support (D27:F0) Enable/Disable SD Card Support. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SdcardEnabled; -/** Offset 0x01C1 - SeMMC Support (D28:F0) +/** Offset 0x01B7 - SeMMC Support (D28:F0) Enable/Disable eMMC Support. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 eMMCEnabled; -/** Offset 0x01C2 - eMMC Max Speed +/** Offset 0x01B8 - eMMC Max Speed Select the eMMC max Speed allowed. 0:HS400(Default), 1:HS200, 2:DDR50. 0:HS400, 1: HS200, 2:DDR50 **/ UINT8 eMMCHostMaxSpeed; -/** Offset 0x01C3 - UFS Support (D29:F0) +/** Offset 0x01B9 - UFS Support (D29:F0) Enable/Disable SDIO Support. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 UfsEnabled; -/** Offset 0x01C4 - SDIO Support (D30:F0) +/** Offset 0x01BA - SDIO Support (D30:F0) Enable/Disable SDIO Support. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SdioEnabled; -/** Offset 0x01C5 - GPP Lock Feature +/** Offset 0x01BB - GPP Lock Feature Enable/Disable GPP lock. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 GppLock; -/** Offset 0x01C6 - Serial IRQ +/** Offset 0x01BC - Serial IRQ Enable/Disable Serial IRQ. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SirqEnable; -/** Offset 0x01C7 - Serial IRQ Mode +/** Offset 0x01BD - Serial IRQ Mode Serial IRQ Mode Selection. 0:Quiet mode(Default), 1:Continuous mode. $EN_DIS **/ UINT8 SirqMode; -/** Offset 0x01C8 - Start Frame Pulse Width +/** Offset 0x01BE - Start Frame Pulse Width Start Frame Pulse Width Value. 0:ScSfpw4Clk(Default), 1: ScSfpw6Clk, 2:ScSfpw8Clk. 0:ScSfpw4Clk, 1:ScSfpw6Clk, 2:ScSfpw8Clk **/ UINT8 StartFramePulse; -/** Offset 0x01C9 - Enable SMBus +/** Offset 0x01BF - Enable SMBus Enable/disable SMBus controller. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 SmbusEnable; -/** Offset 0x01CA - SMBus ARP Support +/** Offset 0x01C0 - SMBus ARP Support Enable/disable SMBus ARP Support. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 ArpEnable; -/** Offset 0x01CB +/** Offset 0x01C1 **/ - UINT16 UnusedUpdSpace3; + UINT8 UnusedUpdSpace4; -/** Offset 0x01CD - SMBus Table Elements +/** Offset 0x01C2 - SMBus Table Elements The number of elements in the Reserved SMBus Address Table. 0x0080(Default). **/ UINT16 NumRsvdSmbusAddresses; -/** Offset 0x01CF - Reserved SMBus Address Table +/** Offset 0x01C4 - Reserved SMBus Address Table Array of addresses reserved for non-ARP-capable SMBus devices. 0x00(Default). **/ UINT8 RsvdSmbusAddressTable[128]; -/** Offset 0x024F - XHCI Disable Compliance Mode +/** Offset 0x0244 - XHCI Disable Compliance Mode Options to disable XHCI Link Compliance Mode. Default is FALSE to not disable Compliance Mode. Set TRUE to disable Compliance Mode. 0:FALSE(Default), 1:True. $EN_DIS **/ UINT8 DisableComplianceMode; -/** Offset 0x0250 - USB Per-Port Control +/** Offset 0x0245 - USB Per-Port Control Control each of the USB ports enable/disable. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 UsbPerPortCtl; -/** Offset 0x0251 - xHCI Mode +/** Offset 0x0246 - xHCI Mode Mode of operation of xHCI controller. 0:Disable, 1:Enable, 2:Auto(Default) 0:Disable, 1:Enable, 2:Auto **/ UINT8 Usb30Mode; -/** Offset 0x0252 - Enable USB2 ports +/** Offset 0x0247 +**/ + UINT8 UnusedUpdSpace5[1]; + +/** Offset 0x0248 - Enable USB2 ports Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on. 0x01(Default). **/ UINT8 PortUsb20Enable[8]; -/** Offset 0x025A - USB20 Over Current Pin +/** Offset 0x0250 - USB20 Over Current Pin Over Current Pin number of USB 2.0 Port. 0x00(Default). **/ UINT8 PortUs20bOverCurrentPin[8]; -/** Offset 0x0262 - Enable USB3 ports - Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for - port1, and so on. 0x01(Default). -**/ - UINT8 PortUsb30Enable[6]; - -/** Offset 0x0268 - USB20 Over Current Pin - Over Current Pin number of USB 3.0 Port. 0x01(Default). -**/ - UINT8 PortUs30bOverCurrentPin[6]; - -/** Offset 0x026E - XDCI Support +/** Offset 0x0258 - XDCI Support Enable/Disable XDCI. 0:Disable, 1:PCI_Mode(Default), 2:ACPI_mode. 0:Disable, 1:PCI_Mode, 2:ACPI_mode **/ UINT8 UsbOtg; -/** Offset 0x026F - Enable XHCI HSIC Support +/** Offset 0x0259 - Enable XHCI HSIC Support Enable/Disable USB HSIC1. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 HsicSupportEnable; -/** Offset 0x0270 - Enable XHCI SSIC Support +/** Offset 0x025A - Enable USB3 ports + Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for + port1, and so on. 0x01(Default). +**/ + UINT8 PortUsb30Enable[6]; + +/** Offset 0x0260 - USB20 Over Current Pin + Over Current Pin number of USB 3.0 Port. 0x01(Default). +**/ + UINT8 PortUs30bOverCurrentPin[6]; + +/** Offset 0x0266 - Enable XHCI SSIC Support Enable/disable XHCI SSIC ports. One byte for each port, byte0 for port0, byte1 for port1. 0x00(Default). **/ UINT8 SsicPortEnable[2]; -/** Offset 0x0272 - SSIC Dlane PowerGating +/** Offset 0x0268 - SSIC Dlane PowerGating Enable/Disable SSIC Data lane Power Gating. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT16 DlanePwrGating; -/** Offset 0x0274 - VT-d +/** Offset 0x026A - VT-d Enable/Disable VT-d. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 VtdEnable; -/** Offset 0x0275 - HDAudio Delay Timer - The delay timer after Azalia reset. 0x012C(Default). -**/ - UINT16 ResetWaitTimer; - -/** Offset 0x0277 - SMI Lock bit +/** Offset 0x026B - SMI Lock bit Enable/Disable SMI_LOCK bit to prevent writes to the Global SMI Enable bit. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 LockDownGlobalSmi; -/** Offset 0x0278 - RTC Lock Bits +/** Offset 0x026C - HDAudio Delay Timer + The delay timer after Azalia reset. 0x012C(Default). +**/ + UINT16 ResetWaitTimer; + +/** Offset 0x026E - RTC Lock Bits Enable/Disable RTC Lock Bits. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 RtcLock; -/** Offset 0x0279 - XHCI SSIC RATE - Set XHCI SSIC1 Rate to A Series or B Series. 1:A Series(Default), 2:B Series. -**/ - UINT8 SsicRate[2]; - -/** Offset 0x027B - SATA Test Mode Selection +/** Offset 0x026F - SATA Test Mode Selection Enable/Disable SATA Test Mode. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT8 SataTestMode; -/** Offset 0x027C - SMBus Dynamic Power Gating +/** Offset 0x0270 - XHCI SSIC RATE + Set XHCI SSIC1 Rate to A Series or B Series. 1:A Series(Default), 2:B Series. +**/ + UINT8 SsicRate[2]; + +/** Offset 0x0272 - SMBus Dynamic Power Gating Enable/Disable SMBus dynamic power gating. 0:Disable(Default), 1:Enable. $EN_DIS **/ UINT16 DynamicPowerGating; -/** Offset 0x027E - Max Snoop Latency +/** Offset 0x0274 - Max Snoop Latency Latency Tolerance Reporting Max Snoop Latency. 0x0000(Default). **/ UINT16 PcieRpLtrMaxSnoopLatency[6]; -/** Offset 0x028A - Snoop Latency Override +/** Offset 0x0280 - Snoop Latency Override Snoop Latency Override for PCH PCIE. \n Disabled:Disable override.\n Manual:Manually enter override values.\n @@ -1290,23 +1298,40 @@ typedef struct { **/ UINT8 PcieRpSnoopLatencyOverrideMode[6]; -/** Offset 0x0290 - Snoop Latency Value +/** Offset 0x0286 +**/ + UINT8 UnusedUpdSpace6[2]; + +/** Offset 0x0288 - Snoop Latency Value LTR Snoop Latency value of PCH PCIE. 0:Minimum, 0x03FF:Maximum, 0x003C(Default). **/ UINT16 PcieRpSnoopLatencyOverrideValue[6]; -/** Offset 0x029C - Snoop Latency Multiplier +/** Offset 0x0294 - Snoop Latency Multiplier LTR Snoop Latency Multiplier of PCH PCIE. 0:1ns, 1:32ns, 2:1024ns(Default), 3:32768ns, 4:1048576ns, 5:33554432ns. **/ UINT8 PcieRpSnoopLatencyOverrideMultiplier[6]; -/** Offset 0x02A2 - Max Non-Snoop Latency +/** Offset 0x029A - Skip Multi-Processor Initialization + When this is skipped, boot loader must initialize processors before SilicionInit + API. 0: Initialize(Default), <b>1: Skip + $EN_DIS +**/ + UINT8 SkipMpInit; + +/** Offset 0x029B - DCI Auto Detect + Enable/disable DCI AUTO mode. Enabled(Default). + $EN_DIS +**/ + UINT8 DciAutoDetect; + +/** Offset 0x029C - Max Non-Snoop Latency Latency Tolerance Reporting, Max Non-Snoop Latency. 0x0000(Default). **/ UINT16 PcieRpLtrMaxNonSnoopLatency[6]; -/** Offset 0x02AE - Non Snoop Latency Override +/** Offset 0x02A8 - Non Snoop Latency Override Non Snoop Latency Override for PCH PCIE. \n Disabled:Disable override.\n Manual:Manually enter override values.\n @@ -1314,193 +1339,189 @@ typedef struct { **/ UINT8 PcieRpNonSnoopLatencyOverrideMode[6]; -/** Offset 0x02B4 - Non Snoop Latency Value +/** Offset 0x02AE - Halt and Lock TCO Timer + Halt and Lock the TCO Timer (Watchdog). + 0:No, 1:Yes (default) +**/ + UINT8 TcoTimerHaltLock; + +/** Offset 0x02AF - Power Button Override Period + specifies how long will PMC wait before initiating a global reset. 000b-4s(default), + 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s.) + 0x0:4s, 0x1:6s, 0x2:8s, 0x3:10s, 0x4:12s, 0x5:14s +**/ + UINT8 PwrBtnOverridePeriod; + +/** Offset 0x02B0 - Non Snoop Latency Value LTR Non Snoop Latency value of PCH PCIE. 0:Minimum, 0x03FF:Maximum, 0x003C(Default). **/ UINT16 PcieRpNonSnoopLatencyOverrideValue[6]; -/** Offset 0x02C0 - Non Snoop Latency Multiplier +/** Offset 0x02BC - Non Snoop Latency Multiplier LTR Non Snoop Latency Multiplier of PCH PCIE. 0:1ns, 1:32ns, 2:1024ns(Default), 3:32768ns, 4:1048576ns, 5:33554432ns. **/ UINT8 PcieRpNonSnoopLatencyOverrideMultiplier[6]; -/** Offset 0x02C6 - PCIE Root Port Slot Power Limit Scale +/** Offset 0x02C2 - PCIE Root Port Slot Power Limit Scale Specifies scale used for slot power limit value. 0x00(Default). **/ UINT8 PcieRpSlotPowerLimitScale[6]; -/** Offset 0x02CC - PCIE Root Port Slot Power Limit Value +/** Offset 0x02C8 - PCIE Root Port Slot Power Limit Value Specifies upper limit on power supplie by slot. 0x00(Default). **/ UINT8 PcieRpSlotPowerLimitValue[6]; -/** Offset 0x02D2 - Skip Multi-Processor Initialization - When this is skipped, boot loader must initialize processors before SilicionInit - API. 0: Initialize(Default), <b>1: Skip - $EN_DIS -**/ - UINT8 SkipMpInit; - -/** Offset 0x02D3 - DCI Auto Detect - Enable/disable DCI AUTO mode. Enabled(Default). - $EN_DIS -**/ - UINT8 DciAutoDetect; - -/** Offset 0x02D4 - Halt and Lock TCO Timer - Halt and Lock the TCO Timer (Watchdog). - 0:No, 1:Yes (default) -**/ - UINT8 TcoTimerHaltLock; - -/** Offset 0x02D5 - Power Button Override Period - specifies how long will PMC wait before initiating a global reset. 000b-4s(default), - 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s.) - 0x0:4s, 0x1:6s, 0x2:8s, 0x3:10s, 0x4:12s, 0x5:14s -**/ - UINT8 PwrBtnOverridePeriod; - -/** Offset 0x02D6 - Power Button Native Mode Disable +/** Offset 0x02CE - Power Button Native Mode Disable Disable power button native mode, when 1, this will result in the PMC logic constantly seeing the power button as de-asserted. 0 (default)) $EN_DIS **/ UINT8 DisableNativePowerButton; -/** Offset 0x02D7 - Power Button Debounce Mode +/** Offset 0x02CF - Power Button Debounce Mode Enable interrupt when PWRBTN# is asserted. 0:Disabled, 1:Enabled(default) $EN_DIS **/ UINT8 PowerButterDebounceMode; -/** Offset 0x02D8 - SDIO_TX_CMD_DLL_CNTL +/** Offset 0x02D0 - SDIO_TX_CMD_DLL_CNTL SDIO_TX_CMD_DLL_CNTL. 0x505(Default). **/ UINT32 SdioTxCmdCntl; -/** Offset 0x02DC - SDIO_TX_DATA_DLL_CNTL1 +/** Offset 0x02D4 - SDIO_TX_DATA_DLL_CNTL1 SDIO_TX_DATA_DLL_CNTL1. 0xE(Default). **/ UINT32 SdioTxDataCntl1; -/** Offset 0x02E0 - SDIO_TX_DATA_DLL_CNTL2 +/** Offset 0x02D8 - SDIO_TX_DATA_DLL_CNTL2 SDIO_TX_DATA_DLL_CNTL2. 0x22272828(Default). **/ UINT32 SdioTxDataCntl2; -/** Offset 0x02E4 - SDIO_RX_CMD_DATA_DLL_CNTL1 +/** Offset 0x02DC - SDIO_RX_CMD_DATA_DLL_CNTL1 SDIO_RX_CMD_DATA_DLL_CNTL1. 0x16161616(Default). **/ UINT32 SdioRxCmdDataCntl1; -/** Offset 0x02E8 - SDIO_RX_CMD_DATA_DLL_CNTL2 +/** Offset 0x02E0 - SDIO_RX_CMD_DATA_DLL_CNTL2 SDIO_RX_CMD_DATA_DLL_CNTL2. 0x10000(Default). **/ UINT32 SdioRxCmdDataCntl2; -/** Offset 0x02EC - SDCARD_TX_CMD_DLL_CNTL +/** Offset 0x02E4 - SDCARD_TX_CMD_DLL_CNTL SDCARD_TX_CMD_DLL_CNTL. 0x505(Default). **/ UINT32 SdcardTxCmdCntl; -/** Offset 0x02F0 - SDCARD_TX_DATA_DLL_CNTL1 +/** Offset 0x02E8 - SDCARD_TX_DATA_DLL_CNTL1 SDCARD_TX_DATA_DLL_CNTL1. 0xA13(Default). **/ UINT32 SdcardTxDataCntl1; -/** Offset 0x02F4 - SDCARD_TX_DATA_DLL_CNTL2 +/** Offset 0x02EC - SDCARD_TX_DATA_DLL_CNTL2 SDCARD_TX_DATA_DLL_CNTL2. 0x24242828(Default). **/ UINT32 SdcardTxDataCntl2; -/** Offset 0x02F8 - SDCARD_RX_CMD_DATA_DLL_CNTL1 +/** Offset 0x02F0 - SDCARD_RX_CMD_DATA_DLL_CNTL1 SDCARD_RX_CMD_DATA_DLL_CNTL1. 0x73A3637(Default). **/ UINT32 SdcardRxCmdDataCntl1; -/** Offset 0x02FC - SDCARD_RX_STROBE_DLL_CNTL +/** Offset 0x02F4 - SDCARD_RX_STROBE_DLL_CNTL SDCARD_RX_STROBE_DLL_CNTL. 0x0(Default). **/ UINT32 SdcardRxStrobeCntl; -/** Offset 0x0300 - SDCARD_RX_CMD_DATA_DLL_CNTL2 +/** Offset 0x02F8 - SDCARD_RX_CMD_DATA_DLL_CNTL2 SDCARD_RX_CMD_DATA_DLL_CNTL2. 0x10000(Default). **/ UINT32 SdcardRxCmdDataCntl2; -/** Offset 0x0304 - EMMC_TX_CMD_DLL_CNTL +/** Offset 0x02FC - EMMC_TX_CMD_DLL_CNTL EMMC_TX_CMD_DLL_CNTL. 0x505(Default). **/ UINT32 EmmcTxCmdCntl; -/** Offset 0x0308 - EMMC_TX_DATA_DLL_CNTL1 +/** Offset 0x0300 - EMMC_TX_DATA_DLL_CNTL1 EMMC_TX_DATA_DLL_CNTL1. 0xC11(Default). **/ UINT32 EmmcTxDataCntl1; -/** Offset 0x030C - EMMC_TX_DATA_DLL_CNTL2 +/** Offset 0x0304 - EMMC_TX_DATA_DLL_CNTL2 EMMC_TX_DATA_DLL_CNTL2. 0x1C2A2927(Default). **/ UINT32 EmmcTxDataCntl2; -/** Offset 0x0310 - EMMC_RX_CMD_DATA_DLL_CNTL1 +/** Offset 0x0308 - EMMC_RX_CMD_DATA_DLL_CNTL1 EMMC_RX_CMD_DATA_DLL_CNTL1. 0x000D162F(Default). **/ UINT32 EmmcRxCmdDataCntl1; -/** Offset 0x0314 - EMMC_RX_STROBE_DLL_CNTL +/** Offset 0x030C - EMMC_RX_STROBE_DLL_CNTL EMMC_RX_STROBE_DLL_CNTL. 0x0a0a(Default). **/ UINT32 EmmcRxStrobeCntl; -/** Offset 0x0318 - EMMC_RX_CMD_DATA_DLL_CNTL2 +/** Offset 0x0310 - EMMC_RX_CMD_DATA_DLL_CNTL2 EMMC_RX_CMD_DATA_DLL_CNTL2. 0x1003b(Default). **/ UINT32 EmmcRxCmdDataCntl2; -/** Offset 0x031C - EMMC_MASTER_DLL_CNTL +/** Offset 0x0314 - EMMC_MASTER_DLL_CNTL EMMC_MASTER_DLL_CNTL. 0x001(Default). **/ UINT32 EmmcMasterSwCntl; -/** Offset 0x0320 - PCIe Selectable De-emphasis +/** Offset 0x0318 - PCIe Selectable De-emphasis When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component. 1b:-3.5 dB 0b:-6 dB. 0:Disable, 1:Enable(Default). **/ UINT8 PcieRpSelectableDeemphasis[6]; -/** Offset 0x0326 -**/ - UINT8 UnusedUpdSpace4; - -/** Offset 0x0327 - Monitor Mwait Enable +/** Offset 0x031E - Monitor Mwait Enable Enable/Disable Monitor Mwait. For Windows* OS, this should be Enabled. For Linux based OS, this should be Disabled. 0:Disable, 1:Enable(Default). $EN_DIS **/ UINT8 MonitorMwaitEnable; -/** Offset 0x0328 - IRQ Interrupt Polarity Control +/** Offset 0x031F - Universal Audio Architecture compliance for DSP enabled system + 0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox + driver or SST driver supported). + $EN_DIS +**/ + UINT8 HdAudioDspUaaCompliance; + +/** Offset 0x0320 - IRQ Interrupt Polarity Control Set IRQ Interrupt Polarity Control to ITSS.IPC[0]~IPC[3]. 0:Active High, 1:Active Low **/ UINT32 IPC[4]; -/** Offset 0x0338 - Disable ModPHY dynamic power gate +/** Offset 0x0330 - Disable ModPHY dynamic power gate Disable ModPHY dynamic power gate for the specific SATA port. **/ UINT8 SataPortsDisableDynamicPg[2]; -/** Offset 0x033A - Universal Audio Architecture compliance for DSP enabled system - 0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox - driver or SST driver supported). +/** Offset 0x0332 - Init CPU during S3 resume + 0: Do not initialize CPU during S3 resume. 1: Initialize CPU during S3 resume. $EN_DIS **/ - UINT8 HdAudioDspUaaCompliance; + UINT8 InitS3Cpu; -/** Offset 0x033B +/** Offset 0x0333 - Skip P-unit Initialization + When this is skipped, boot loader must initialize P-unit before SilicionInit API. + 0: Initialize(Default), 1: Skip + $EN_DIS +**/ + UINT8 SkipPunitInit; + +/** Offset 0x0334 **/ - UINT8 ReservedFspsUpd[5]; + UINT8 ReservedFspsUpd[12]; } FSP_S_CONFIG; /** Fsp S Test Configuration @@ -1551,9 +1572,13 @@ typedef struct { /** Offset 0x0360 **/ + UINT8 UnusedUpdSpace7[14]; + +/** Offset 0x036E +**/ UINT16 UpdTerminator; } FSPS_UPD; -#pragma pack(pop) +#pragma pack() #endif |