summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-29 07:26:25 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-18 07:11:47 +0000
commit0aad0531dcbdd0628f9d16e27e34abb3f6e183aa (patch)
tree53172f40d1bc167887b05fc8431bbba797de2d7a /util
parent30e9149c4fd716a8213cf0b5383774eecdb81829 (diff)
util/autoport/bd82x6x.go: Drop unused includes
Change-Id: Ifc0bf18dedc112e346062e0e0e988ac102991bb8 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40826 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util')
-rw-r--r--util/autoport/bd82x6x.go13
1 files changed, 2 insertions, 11 deletions
diff --git a/util/autoport/bd82x6x.go b/util/autoport/bd82x6x.go
index 9f37aeef4f..4a724418af 100644
--- a/util/autoport/bd82x6x.go
+++ b/util/autoport/bd82x6x.go
@@ -294,21 +294,12 @@ func (b bd82x6x) Scan(ctx Context, addr PCIDevData) {
sb := Create(ctx, "early_init.c")
defer sb.Close()
Add_gpl(sb)
- sb.WriteString(`/* FIXME: Check if all includes are needed. */
-
-#include <stdint.h>
-#include <string.h>
-#include <timestamp.h>
-#include <arch/byteorder.h>
-#include <device/mmio.h>
-#include <device/pci_ops.h>
-#include <device/pnp_ops.h>
-#include <console/console.h>
+ sb.WriteString(`
+
#include <bootblock_common.h>
#include <northbridge/intel/sandybridge/sandybridge.h>
#include <northbridge/intel/sandybridge/raminit_native.h>
#include <southbridge/intel/bd82x6x/pch.h>
-#include <southbridge/intel/common/gpio.h>
`)
sb.WriteString("const struct southbridge_usb_port mainboard_usb_ports[] = {\n")