summaryrefslogtreecommitdiff
path: root/util/xcompile
diff options
context:
space:
mode:
authorVadim Bendebury <vbendeb@chromium.org>2014-05-13 17:47:57 -0700
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-03 04:59:50 +0100
commit41a5d0df58754b75cfe5c79271ae383f3d5976c1 (patch)
treea8138c4e6ea63d459103c43399bb5ccaa1b60e70 /util/xcompile
parent1ea568586264946d357cc481447ed6395a129640 (diff)
ipq8064: add SOC initialization skeleton
The main benefit of adding this skeleton is the addition of the correct memory map to CBMEM. Attempts to load depthcharge do not fail because of unavailability of the bounce buffer. BUG=chrome-os-partner:27784 TEST=boot updated firmware on AP148, observe CPU: Qualcomm 8064 in the ramstage console output as well as not failing to load depthcharge any more. Original-Change-Id: I56c1fa34ce3967852be6eaa0de6e823e64c3ede8 Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/199675 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> (cherry picked from commit a8fdbdd268a2bba1405d585881eb95510ad17a2a) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: I7b982f222ac3b93371fe77961f18719c5d269013 Reviewed-on: http://review.coreboot.org/8000 Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'util/xcompile')
0 files changed, 0 insertions, 0 deletions