aboutsummaryrefslogtreecommitdiff
path: root/util/testing
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-11-14 16:52:33 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-11-22 20:35:41 +0000
commitc6d2feaee53cfce3ca54d389b51593fc86e25576 (patch)
treeb86f3ce8f5fab979ea21c9258f54a7e78e374450 /util/testing
parent9426721807e0f531ea198ff932b8548d48550780 (diff)
nb/intel/sandybridge: Do not rewrite write leveling sequence
There's no need to reprogram the exact same sequence over a hundred times. Move it out of the timB loop, and drop the `test_timB` function. Tested on Asus P8H61-M PRO, still boots. Change-Id: I375e325cf8b5369889b9cb059c3675cd00bdbb3f Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47616 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'util/testing')
0 files changed, 0 insertions, 0 deletions