summaryrefslogtreecommitdiff
path: root/util/romcc
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2017-05-03 09:56:12 +0200
committerWerner Zeh <werner.zeh@siemens.com>2017-05-05 06:32:09 +0200
commitcf6392f756bac2ef03ff07b7fd5e5d07a76e038d (patch)
tree63a552718f0631797b46365830f320b2c5f5cb57 /util/romcc
parentbfcc1e37b978990f6a269127004ddd2390c2c7d1 (diff)
fsp_broadwell_de: Switch CPU to high frequency mode
According to Yang York the FSP is responsible for switching the CPU into high frequency mode (HFM). For an unknown reason this is not done for the BSP on my platform though the APs are switched properly. This code switches the CPU into HFM which makes sure that all cores are in high frequency mode before payload is started. It should not harm the operation even if FSP was successful in switching to HFM. Change-Id: I91baf538511747d1692a8b6b359df5c3a8d56848 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/19537 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'util/romcc')
0 files changed, 0 insertions, 0 deletions