summaryrefslogtreecommitdiff
path: root/util/romcc/tests/linux_test6.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-03-03 15:52:25 -0800
committerLeroy P Leahy <leroy.p.leahy@intel.com>2016-03-08 16:40:40 +0100
commite99e2b65cfc594ecfa56cb12660f731a6f88a57a (patch)
tree59c9fe4902346923e2e83ed1f19200af79315bd4 /util/romcc/tests/linux_test6.c
parentf466ea97bf716d47b4765d3c2df24ec14572a699 (diff)
soc/intel/quark: Add the UPD support for SiliconInit
Add the routines to handle the UPDs for SiliconInit. Currently no support is required. Testing on Galileo: * Edit the src/mainboard/intel/galileo/Makefile.inc file: * Add "select ADD_FSP_PDAT_FILE" * Add "select ADD_FSP_RAW_BIN" * Add "select ADD_RMU_FILE" * Place the FSP.bin file in the location specified by CONFIG_FSP_FILE * Place the pdat.bin files in the location specified by CONFIG_FSP_PDAT_FILE * Place the rmu.bin file in the location specified by CONFIG_RMU_FILE * Build EDK2 CorebootPayloadPkg/CorebootPayloadPkgIa32.dsc to generate UEFIPAYLOAD.fd * Edit .config file and add the following lines: * CONFIG_DISPLAY_UPD_DATA=y * Testing successful if coreboot calls SiliconInit Change-Id: I5176ab4b1ea7681c3095f102a86f4b614366c0fc Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/13897 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'util/romcc/tests/linux_test6.c')
0 files changed, 0 insertions, 0 deletions