summaryrefslogtreecommitdiff
path: root/util/riscv
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2020-07-17 14:35:26 -0700
committerFelix Held <felix-coreboot@felixheld.de>2020-11-17 07:33:22 +0000
commit1eaf64c723588d5fc9854d797d33ef0246b35b43 (patch)
tree23b4dac312b4c271b7ef6fe6cf1961ad3dac3cd0 /util/riscv
parentdf3cbddb5825023d7788365f52c0c24ecc873b1b (diff)
soc/amd/picasso: Drop the inclusion of entry16.ld and reset16.ld
This change drops the inclusion of entry16.ld and reset16.ld and instead adds the content of those files directly in memlayout_x86.ld in amd/picasso. This is done to allow the work for top-aligning bootblock to happen independent of Picasso layout. Once that is complete, Picasso layout can be re-evaluated to see if it can make use of the common bootblock linker file includes. TEST=Verified that coreboot.rom generated using --timeless is the same with and without this change for trembyle. Change-Id: Ib1218b24a06d0f69b856fb21458a6183fd21fcbc Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43281 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Jason Glenesk <jason.glenesk@gmail.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'util/riscv')
0 files changed, 0 insertions, 0 deletions