summaryrefslogtreecommitdiff
path: root/util/me_cleaner
diff options
context:
space:
mode:
authorMarx Wang <marx.wang@intel.com>2020-04-07 16:58:38 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-04-14 09:57:03 +0000
commitabc17d10d6feac38cd6c5cdecab04cedfb2bccae (patch)
treeaf55c7ddae9a4d0579a2622b49aba4d84240ac90 /util/me_cleaner
parentefc3d04af2f0cbf3d0afeceeadb1d1e09039047d (diff)
soc/intel/apollolake: Disable XHCI LFPS power management
Provide the option to disable XHCI LFPS power management. If the option is set in the devicetree, the bits[7:4] in XHCI MMIO BAR + offset 0x80A4 (PMCTRL_REG) will be updated from default 9 to 0. BUG=b:146768983 BRANCH=None TEST=build coreboot with DisableXhciLfpsPM being set to 1 and flash the image to the device. Run following command to check if bits[7:4] is set 0: >iotools mmio_read32 "XHCI MMIO BAR + 0x80A4" Signed-off-by: Marx Wang <marx.wang@intel.com> Change-Id: Ic603e3b919d8b443c6ede8bb5e46e2de07fcb856 Reviewed-on: https://review.coreboot.org/c/coreboot/+/40255 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'util/me_cleaner')
0 files changed, 0 insertions, 0 deletions