summaryrefslogtreecommitdiff
path: root/util/lint
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-04-10 14:46:25 -0500
committerAlexandru Gagniuc <mr.nuke.me@gmail.com>2013-11-24 16:01:38 +0100
commit7c351316429f8b991df7ea233a5528f4efb3b8e0 (patch)
tree499507d3d5f20c6b334653dd01c5e1a7c6313566 /util/lint
parent15de7cb4224b6add9a65d083e9a2e8484ae511b8 (diff)
haswell: configure c-states
The c-states are configured according to the BWG, however the package c-states are disabled as they currently cause platform instability. The exposed ACPI c-state to processor c-state mapping are as follows for ULT boards: ACPI(C1) = MWAIT(C1E) ACPI(C2) = MWAIT(C7S long latency) ACPI(C3) = MWAIT(C10) The non-ULT boards have an expoed c-state mapping: ACPI(C1) = MWAIT(C1E) ACPI(C2) = MWAIT(C3) ACPI(C3) = MWAIT(C7S) Included in this patch is removing the updating of current limit registers as some of the MSRs are different and the proper values are currently unknown. Lastly, some of the MSRs were renamed to match the BWG. Booted 3.8 kernel and used powertop to note package, core, and acpi c-state residency. Change-Id: Ia428d4a4979ba3cba44eb9faa96f74b7d3f22dfe Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://gerrit.chromium.org/gerrit/48291 Commit-Queue: Stefan Reinauer <reinauer@google.com> Tested-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/4133 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'util/lint')
0 files changed, 0 insertions, 0 deletions