aboutsummaryrefslogtreecommitdiff
path: root/util/inteltool/inteltool.h
diff options
context:
space:
mode:
authorStefan Tauner <stefan.tauner@gmx.at>2013-05-28 11:30:25 +0200
committerAnton Kochkov <anton.kochkov@gmail.com>2013-06-13 11:31:41 +0200
commit088f5694009f710dc0a7fc9437a02d05b08829ed (patch)
treefc694ead055b14b002d1e27da9c3fd1a7321b204 /util/inteltool/inteltool.h
parent6c4f3ce4906c32e365825a7d8630945f79b60616 (diff)
util/inteltool: Add support for other 5 chipsets
e4e8e090fa36cb3a098e1ddf0ea44c796c140572 does add support for QM57, but there are many more that should work with that code(?). Does not explode on... CPU: Processor Type: 0, Family 6, Model 25, Stepping 2 Northbridge: 8086:0044 (1st generation (Westmere family) Core Processor) Southbridge: 8086:3b0f (QS57) Change-Id: I85e15ba45678a5bd635415a7a8d69c05bff8f7ef Signed-off-by: Stefan Tauner <stefan.tauner@gmx.at> Reviewed-on: http://review.coreboot.org/3321 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
Diffstat (limited to 'util/inteltool/inteltool.h')
-rw-r--r--util/inteltool/inteltool.h18
1 files changed, 17 insertions, 1 deletions
diff --git a/util/inteltool/inteltool.h b/util/inteltool/inteltool.h
index 7872a5f4a1..dc5c832e6e 100644
--- a/util/inteltool/inteltool.h
+++ b/util/inteltool/inteltool.h
@@ -60,7 +60,23 @@
#define PCI_DEVICE_ID_INTEL_ICH9M 0x2919
#define PCI_DEVICE_ID_INTEL_ICH9ME 0x2917
#define PCI_DEVICE_ID_INTEL_ICH10R 0x3a16
-#define PCI_DEVICE_ID_INTEL_MOBILE_5 0x3b07
+#define PCI_DEVICE_ID_INTEL_3400_DESKTOP 0x3b00
+#define PCI_DEVICE_ID_INTEL_3400_MOBILE 0x3b01
+#define PCI_DEVICE_ID_INTEL_P55 0x3b02
+#define PCI_DEVICE_ID_INTEL_PM55 0x3b03
+#define PCI_DEVICE_ID_INTEL_H55 0x3b06
+#define PCI_DEVICE_ID_INTEL_QM57 0x3b07
+#define PCI_DEVICE_ID_INTEL_H57 0x3b08
+#define PCI_DEVICE_ID_INTEL_HM55 0x3b09
+#define PCI_DEVICE_ID_INTEL_Q57 0x3b0a
+#define PCI_DEVICE_ID_INTEL_HM57 0x3b0b
+#define PCI_DEVICE_ID_INTEL_3400_MOBILE_SFF 0x3b0d
+#define PCI_DEVICE_ID_INTEL_B55_A 0x3b0e
+#define PCI_DEVICE_ID_INTEL_QS57 0x3b0f
+#define PCI_DEVICE_ID_INTEL_3400 0x3b12
+#define PCI_DEVICE_ID_INTEL_3420 0x3b14
+#define PCI_DEVICE_ID_INTEL_3450 0x3b16
+#define PCI_DEVICE_ID_INTEL_B55_B 0x3b1e
#define PCI_DEVICE_ID_INTEL_SCH_POULSBO_LPC 0x8119
#define PCI_DEVICE_ID_INTEL_Z68 0x1c44
#define PCI_DEVICE_ID_INTEL_P67 0x1c46