aboutsummaryrefslogtreecommitdiff
path: root/util/crossgcc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-12-04 15:39:44 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-01-10 13:25:57 +0100
commit3d0288d6767fc4b0ddeb270392a22bf1894767cd (patch)
treeca55c60171419fc9623f5d297f5896e2ba6078b4 /util/crossgcc
parentf2f4b78dd2c5a0b79e1ef239d605f92e1caeb55a (diff)
intel/i82801dx: Support 2MiB FWH part
Default setting of southbridge assigned 1MiB of memory for FWH ID 0, while 2MiB is commercially available. Only remap IDs when large ROM is requested in case some board uses multiple FWH parts. Change-Id: I500425f42f755f911d84c6f94a9f3ab5a1ca0b51 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/17918 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'util/crossgcc')
0 files changed, 0 insertions, 0 deletions