summaryrefslogtreecommitdiff
path: root/util/crossgcc
diff options
context:
space:
mode:
authorMaximilian Schander <maxschander@googlemail.com>2017-10-28 14:45:48 +0200
committerMartin Roth <martinroth@google.com>2017-11-03 16:18:53 +0000
commitcb2d21d24d15a17a62d332c3cbc3dc1d0fcad01d (patch)
treef139f861940ee995e89628f47cacd2146e1adf4f /util/crossgcc
parent8890dccb233a1d77f5a7ff2f70607858d34f24c3 (diff)
inteltool: Add southbridge and CPU definitions for Skylake
Change-Id: Id9501f11a79cb314bc407760b22006a3375e669d Signed-off-by: Maximilian Schander <maxschander@googlemail.com> Reviewed-on: https://review.coreboot.org/22211 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'util/crossgcc')
0 files changed, 0 insertions, 0 deletions