summaryrefslogtreecommitdiff
path: root/util/crossgcc
diff options
context:
space:
mode:
authorGerd Hoffmann <kraxel@redhat.com>2013-05-30 10:58:06 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-06-06 21:31:51 +0200
commit8130b1ec1bc53a1dcd20910e8d73499ad7ada466 (patch)
treef19a0ddbf66ab312af00e7faba40f18468691f23 /util/crossgcc
parent7bb02512d9e3f1c2c95f83ef02a2209c5366ae58 (diff)
qemu: copy dsdt tables from SeaBIOS, adapt for coreboot and enable acpi
First copy over from SeaBIOS git repo, then adapt for coreboot: Disable cpu/pci hotplug bits. Disable dynamic pci window. Both depend on stuff in the SSDT tables created by SeaBIOS. Bits are left in, but deactivated via #if 0, so it's easier to see the differences when diffing the coreboot tables with the SeaBIOS tables. Adapt dsdt DefinitionBlock. Enable acpi table generation in acpi_tables.c. With this patch linux boots successfully with ACPI enabled. It's not bug-free though. Missing cpu detection leads to funky messages like this one: weird, boot CPU (#0) not listed by the BIOS. and SMP most likely wouldn't work either. Change-Id: Ic3803a6f1ef6d54c11cc4ca3844d3032a374ae6b Signed-off-by: Gerd Hoffmann <kraxel@redhat.com> Reviewed-on: http://review.coreboot.org/3342 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'util/crossgcc')
0 files changed, 0 insertions, 0 deletions