diff options
| author | Wonkyu Kim <wonkyu.kim@intel.com> | 2020-05-27 13:34:04 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-06-17 09:18:45 +0000 |
| commit | c66c15334adb100eb55253cb03dbc4605becee46 (patch) | |
| tree | f9c9297ef95e762c1110e38b6f304200b89ae13c /util/crossgcc/sum/Python-3.8.1.tar.xz.cksum | |
| parent | 549a853f8f50cb99098f7abec6e93efe7224ee82 (diff) | |
soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPD
This patch adds support for enabling/disabling PCIe hot-plug via
a chip config option PcieRpHotPlug, which is copied to the corresponding
FSP-S UPD.
BUG=b:156879564
BRANCH=none
TEST=Boot Volteer/RVP with FSP log and check hotplug enabled/disabled
Signed-off-by: Wonkyu Kim <wonkyu.kim@intel.com>
Change-Id: I4c0187644b6ca9735f1b159e110e3466af14ff71
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41794
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/crossgcc/sum/Python-3.8.1.tar.xz.cksum')
0 files changed, 0 insertions, 0 deletions