diff options
| author | Cole Nelson <colex.nelson@intel.com> | 2018-06-12 09:56:24 -0700 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2018-06-14 09:25:57 +0000 |
| commit | 2b69b21c2db20ddce1f04e72b3eaa1d624540845 (patch) | |
| tree | 022abacdf853c5d23f1e1f740fda0fc2da292c12 /util/crossgcc/edk2tools.txt | |
| parent | c38960d7f3fd929fa916ac696fcfb8a7b5534c8d (diff) | |
soc/intel/common: defines constant for C1E enable mask
Register 0x1fc (MSR_POWER_CTL) deserves a proper mask for the C1E
enable bit. Define POWER_CTL_C1E_MASK to be used subsequently.
Change-Id: I7a5408f6678f56540929b7811764845b6dad1149
Signed-off-by: Cole Nelson <colex.nelson@intel.com>
Reviewed-on: https://review.coreboot.org/27035
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/crossgcc/edk2tools.txt')
0 files changed, 0 insertions, 0 deletions