summaryrefslogtreecommitdiff
path: root/util/crossgcc/README
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2017-08-24 14:47:28 -0500
committerMartin Roth <martinroth@google.com>2017-08-30 15:47:47 +0000
commit869f22ff7d09ee444e104421fcf414911c3a580a (patch)
tree15d3850cb050e7b1e6d505edab39917666e70fb8 /util/crossgcc/README
parent24231aceacd46a6b5f1c29dda6c97a436495555d (diff)
google/cyan: update SPD functions
Update cyan's SPD-related functions to more closely mirror those of other Braswell boards, in order to simplify the upcoming baseboard/variant setup for Braswell ChromeOS boards. TEST: boot google/cyan, observe SPD correctly identified in cbmem log, RAM-related data correct in SMBIOS tables. Change-Id: Iafe99ec0795764f645e0a91f5b321be5b4c6fd88 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/21197 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'util/crossgcc/README')
0 files changed, 0 insertions, 0 deletions