summaryrefslogtreecommitdiff
path: root/util/bincfg
diff options
context:
space:
mode:
authorTim Chen <tim-chen@quanta.corp-partner.google.com>2020-06-11 16:37:54 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-06-14 16:43:47 +0000
commit5b185840f78064b9b71a30c2bb0eb3a2c57e44cd (patch)
treefbd9d0824de571131808472aacf9d916fb608b08 /util/bincfg
parentad1a835c694954a103e3b023c89bb0892a30497c (diff)
mb/google/hatch/vr/puff: Set up PL2 and PsysPL2
This patch adds correct PL2 baseline setting and PsysPL2 for different SKUs. There is no way to identify the barral jack power rating, the assumption is following that ships with the product: 1. i3/i5/i7: 90W BJ 2. Celeron/Pentium: 65W BJ For Type-C adapter, we don't have Pcritcial (10ms) data, keeps the original settings as 90% of adapter rating for PsyspL2/PL4 and PL2 as min(PL2, 0.9n) where n is adapter rating power. BUG=b:143246320 TEST=Run with U62 and Celeron CPU and ensure the PL2 settings are correct Change-Id: Ib16d4f65707801b430f06892ab45ecfa7551593f Signed-off-by: Tim Chen <tim-chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42281 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Diffstat (limited to 'util/bincfg')
0 files changed, 0 insertions, 0 deletions