summaryrefslogtreecommitdiff
path: root/util/apcb/apcb_edit.py
diff options
context:
space:
mode:
authorSridhar Siricilla <sridhar.siricilla@intel.com>2021-01-22 17:15:00 +0530
committerPatrick Georgi <pgeorgi@google.com>2021-01-28 09:31:39 +0000
commit315ebb25713ec3f422b5a9520f592e1f5f36db89 (patch)
tree0db41095e38e12441215e6878f9676bb1ae1bb51 /util/apcb/apcb_edit.py
parent2659d4090546bab463853ae6c5874f562b81fbde (diff)
southbridge/intel: Define default value for ME_REGION_ALLOW_CPU_READ_ACCESS
The patch defines default value for ME_REGION_ALLOW_CPU_READ_ACCESS config. It sets value 'y' if CSE Lite SKU is integrated, otherwise value 'n'. The config ME_REGION_ALLOW_CPU_READ_ACCESS ensures host has read access to ME region when the LOCK_MANAGEMENT_ENGINE is enabled and CSE Lite SKU is integrated. TEST=Verified build for JSL Signed-off-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Change-Id: I680a23e27ae2bf4d85bf919134c47882f308af56 Reviewed-on: https://review.coreboot.org/c/coreboot/+/49891 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/apcb/apcb_edit.py')
0 files changed, 0 insertions, 0 deletions