summaryrefslogtreecommitdiff
path: root/util/abuild
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-02-03 01:42:52 +0100
committerFelix Held <felix-coreboot@felixheld.de>2023-02-04 19:12:24 +0000
commita35b9282cf3bfcc416a17659b846a33ad5458e1c (patch)
treef66f221cbd280d960365d10fc2bd8b303d286fc6 /util/abuild
parentbee5c6084cd7555beefd933e44f6c2b67365f563 (diff)
soc/amd/phoenix/chipset.cb: rename GPP bridges on device 2
Now that the PCIe ports on device 1 are added, rename the aliases for the PCIe ports on device 2 to have a common naming scheme. For phoenix the device alias names are based on the device and function number the bridge is connected to. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I5f5698408019bb9222b599dd78540ca1b187b56d Reviewed-on: https://review.coreboot.org/c/coreboot/+/72737 Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/abuild')
0 files changed, 0 insertions, 0 deletions