summaryrefslogtreecommitdiff
path: root/targets/mitac
diff options
context:
space:
mode:
authorMichael Gold <mgold@ncf.ca>2009-07-05 19:29:39 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-07-05 19:29:39 +0000
commitb70a45afd0eed934c3cd6a1f2abe162061173bfd (patch)
tree4c22d96d18c96d9805c54b188e2153dd610a5642 /targets/mitac
parent3f1458ddd42911fa63d9f55c10cd57ed3953016b (diff)
Add support for the Mitac 6513WU mainboard, a Compaq OEM board using the
i810 chipset. Not all hardware has been tested, but my test PC boots Linux (via FILO) without any problems. Also: Add support for the SMSC LPC47U33X to the generic 'smscsuperio' driver. Signed-off-by: Michael Gold <mgold@ncf.ca> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4401 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'targets/mitac')
-rw-r--r--targets/mitac/6513wu/Config.lb41
1 files changed, 41 insertions, 0 deletions
diff --git a/targets/mitac/6513wu/Config.lb b/targets/mitac/6513wu/Config.lb
new file mode 100644
index 0000000000..0c7e7fe106
--- /dev/null
+++ b/targets/mitac/6513wu/Config.lb
@@ -0,0 +1,41 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Michael Gold <mgold@ncf.ca>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+target 6513wu
+mainboard mitac/6513wu
+
+# Leave 32 KB free for VGA BIOS.
+option CONFIG_ROM_SIZE = (512 - 32) * 1024
+
+option CONFIG_DEFAULT_CONSOLE_LOGLEVEL = 9
+
+romimage "normal"
+ option CONFIG_USE_FALLBACK_IMAGE = 0
+ option COREBOOT_EXTRA_VERSION = ".0Normal"
+ payload ../payload.elf
+end
+
+romimage "fallback"
+ option CONFIG_USE_FALLBACK_IMAGE = 1
+ option COREBOOT_EXTRA_VERSION = ".0Fallback"
+ payload ../payload.elf
+end
+
+buildrom ./coreboot.rom CONFIG_ROM_SIZE "normal" "fallback"