summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2024-06-30 15:57:54 +0200
committerNico Huber <nico.h@gmx.de>2024-07-01 15:30:40 +0000
commitf7f9fc9271e53526300195f6fbd83a7b3e68d8d2 (patch)
tree7bfe3590e6ff93149a2c8177fb8e1750f457df9c /src
parent99bed46c5d5470a7052a477c7b7edae24942165e (diff)
nb/intel/sandybridge/chipset.cb: Add alias for `cpu_cluster`
Define a devicetree alias for `cpu_cluster` so that it can be referenced in C code as `DEV_PTR(cpu_bus)`. Change-Id: Id6ead3d98d8fc17cab44ecf0b2af60a23187e036 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83275 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/sandybridge/chipset.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/sandybridge/chipset.cb b/src/northbridge/intel/sandybridge/chipset.cb
index 22a0e7bfb1..ea917a9c3c 100644
--- a/src/northbridge/intel/sandybridge/chipset.cb
+++ b/src/northbridge/intel/sandybridge/chipset.cb
@@ -2,7 +2,7 @@
chip northbridge/intel/sandybridge
chip cpu/intel/model_206ax
- device cpu_cluster 0 on ops sandybridge_cpu_bus_ops end
+ device cpu_cluster 0 alias cpu_bus on ops sandybridge_cpu_bus_ops end
register "acpi_c1" = "CPU_ACPI_C1"
register "acpi_c2" = "CPU_ACPI_C3"