summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJulian Schroeder <julianmarcusschroeder@gmail.com>2021-08-27 15:48:49 -0500
committerFelix Held <felix-coreboot@felixheld.de>2021-09-08 20:44:55 +0000
commitf4a992cca73f227ac86a4e9590198cea72b8b767 (patch)
tree2dc6a320d65da9230a8f99fd2df0faed3385b0d0 /src
parenta95cd265bdaf1529094040e91cf8f1e0036f5a7f (diff)
mb/google/guybrush/variants/baseboard/devicetree: update usb_phy version
The AMD Cezanne FSP expects a usb phy config structure ID of 0xd 0x6. If the ID does not match, the FSP USB will not set up the phy. Tested on guybrush by changing phy settings in devicetree and then checking the usb phy register. Cq-Depend: chrome-internal:4087511 Signed-off-by: Julian Schroeder <julianmarcusschroeder@gmail.com> Change-Id: I4fdb5af1cbc3c70cc113ef6f0fd9332e1a27f142 Reviewed-on: https://review.coreboot.org/c/coreboot/+/57215 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/guybrush/variants/baseboard/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb b/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
index a0d51144b8..be7b5aea15 100644
--- a/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/guybrush/variants/baseboard/devicetree.cb
@@ -210,7 +210,7 @@ chip soc/amd/cezanne
.ComboPhyStaticConfig[0] = 0,
.ComboPhyStaticConfig[1] = 0,
.Version_Major = 0xd,
- .Version_Minor = 0x4,
+ .Version_Minor = 0x6,
.TableLength = 100,
.BatteryChargerEnable = 0,
.PhyP3CpmP4Support = 0,