aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorRobert Chen <robert.chen@quanta.corp-partner.google.com>2024-06-12 03:25:52 -0400
committerFelix Held <felix-coreboot@felixheld.de>2024-06-25 12:36:58 +0000
commitc40e3c9c1945c2b690e39f79531a4aef7e1d1b9c (patch)
treea29a37efbc7e8391e6fcc6290b04b46badc6bf68 /src
parentc3e7d833dd1acbc1724806894f4d685f8a8d0717 (diff)
mb/google/dedede/var/kracko: Add LTE only daughterboard support
Add FW_CONFIG for no port LTE skus, and probe LTE port in devicetree. BUG=b:339534479 BRANCH=firmware-dedede-13606.B TEST=emerge-dedede coreboot chromeos-bootimage flash and check boot log on DUT. Change-Id: I5235df33a36f3b9472ee8b615e4622f6ee3fb1a4 Signed-off-by: Robert Chen <robert.chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83054 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/dedede/variants/baseboard/devicetree.cb1
-rw-r--r--src/mainboard/google/dedede/variants/kracko/overridetree.cb2
-rw-r--r--src/mainboard/google/dedede/variants/kracko/ramstage.c6
3 files changed, 9 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/baseboard/devicetree.cb b/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
index bca948e9d5..c38aa73511 100644
--- a/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
@@ -9,6 +9,7 @@ fw_config
option DB_PORTS_1C_1A_LTE 6
option DB_PORTS_1C 7
option DB_PORTS_1A_HDMI_LTE 8
+ option DB_PORTS_LTE 9
end
field STYLUS 4
option STYLUS_ABSENT 0
diff --git a/src/mainboard/google/dedede/variants/kracko/overridetree.cb b/src/mainboard/google/dedede/variants/kracko/overridetree.cb
index 2c25e60a1b..ae70769f8a 100644
--- a/src/mainboard/google/dedede/variants/kracko/overridetree.cb
+++ b/src/mainboard/google/dedede/variants/kracko/overridetree.cb
@@ -131,6 +131,7 @@ chip soc/intel/jasperlake
register "enable_delay_ms" = "20"
device usb 2.3 on
probe DB_PORTS DB_PORTS_1C_LTE
+ probe DB_PORTS DB_PORTS_LTE
end
end
chip drivers/usb/acpi
@@ -175,6 +176,7 @@ chip soc/intel/jasperlake
register "group" = "ACPI_PLD_GROUP(2, 2)"
device usb 3.3 on
probe DB_PORTS DB_PORTS_1C_LTE
+ probe DB_PORTS DB_PORTS_LTE
end
end
chip drivers/usb/acpi
diff --git a/src/mainboard/google/dedede/variants/kracko/ramstage.c b/src/mainboard/google/dedede/variants/kracko/ramstage.c
index 459fc77dc1..afd218e637 100644
--- a/src/mainboard/google/dedede/variants/kracko/ramstage.c
+++ b/src/mainboard/google/dedede/variants/kracko/ramstage.c
@@ -24,6 +24,12 @@ static void usb_port_update(void)
cfg->usb2_ports[3].enable = 0;
cfg->usb3_ports[3].enable = 0;
}
+ if (fw_config_is_provisioned() &&
+ fw_config_probe(FW_CONFIG(DB_PORTS, DB_PORTS_LTE))) {
+ /* Disable USB C1 port */
+ cfg->usb2_ports[1].enable = 0;
+ cfg->usb3_ports[1].enable = 0;
+ }
}
void variant_devtree_update(void)