summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2016-10-07 17:38:01 +0200
committerMartin Roth <martinroth@google.com>2016-10-09 21:39:18 +0200
commit8d94fbd9997ee5ebc9d2a373b56672c8fa865255 (patch)
treef131cc0c6ea75176a6e01f8178178785814220f8 /src
parentaacd548c26f251583f1035d4ecc544198721f937 (diff)
mainboard/artecgroup: Use C89 comments style & remove commented code
Change-Id: Ia1e7f558bbc44001358339a522e59a2ef7c420fb Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/16923 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/artecgroup/dbe61/mainboard.c2
-rw-r--r--src/mainboard/artecgroup/dbe61/romstage.c12
2 files changed, 1 insertions, 13 deletions
diff --git a/src/mainboard/artecgroup/dbe61/mainboard.c b/src/mainboard/artecgroup/dbe61/mainboard.c
index b98c71114b..179fab7afe 100644
--- a/src/mainboard/artecgroup/dbe61/mainboard.c
+++ b/src/mainboard/artecgroup/dbe61/mainboard.c
@@ -34,7 +34,7 @@ static void init_gpio(void)
static void init(struct device *dev)
{
- // BOARD-SPECIFIC INIT
+ /* BOARD-SPECIFIC INIT */
printk(BIOS_DEBUG, "ARTECGROUP DBE61 ENTER %s\n", __func__);
init_gpio();
diff --git a/src/mainboard/artecgroup/dbe61/romstage.c b/src/mainboard/artecgroup/dbe61/romstage.c
index b0bfc5b128..7cf902ef8d 100644
--- a/src/mainboard/artecgroup/dbe61/romstage.c
+++ b/src/mainboard/artecgroup/dbe61/romstage.c
@@ -87,16 +87,4 @@ void main(unsigned long bist)
cpuRegInit(0, DIMM0, DIMM1, DRAM_TERMINATED);
sdram_initialize(1, memctrl);
-
- /* Dump memory configuration. */
-#if 0
- msr = rdmsr(MC_CF07_DATA);
- printk(BIOS_DEBUG, "MC_CF07_DATA: %08x value is: %08x:%08x\n", MC_CF07_DATA, msr.hi, msr.lo);
-
- msr = rdmsr(MC_CF1017_DATA);
- printk(BIOS_DEBUG, "MC_CF1017_DATA: %08x value is: %08x:%08x\n", MC_CF07_DATA, msr.hi, msr.lo);
-
- msr = rdmsr(MC_CF8F_DATA);
- printk(BIOS_DEBUG, "MC_CF8F_DATA: %08x value is: %08x:%08x\n", MC_CF07_DATA, msr.hi, msr.lo);
-#endif
}