aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorFelix Singer <felix.singer@secunet.com>2021-08-24 13:11:16 +0200
committerMichael Niewöhner <foss@mniewoehner.de>2021-08-28 18:21:57 +0000
commit30bfcaba391523b0723999ba87cc7a94612e9218 (patch)
tree839dcd44ff2741e943fc00c22a0d0d944bc71dd2 /src
parent0dcdb217cf4fe1d2e2055994930eda618e9fe892 (diff)
mb/google/{dedede,hatch}: Remove unneeded documentation
This documentation doesn't add any more value. Thus, remove it. Change-Id: I0402bc736c6cc77d88a836bddce8eadae8ec5d7c Signed-off-by: Felix Singer <felix.singer@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57115 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/dedede/variants/baseboard/devicetree.cb4
-rw-r--r--src/mainboard/google/hatch/variants/baseboard/devicetree.cb4
2 files changed, 0 insertions, 8 deletions
diff --git a/src/mainboard/google/dedede/variants/baseboard/devicetree.cb b/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
index 857e4e144a..fa1ad8d1e8 100644
--- a/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/dedede/variants/baseboard/devicetree.cb
@@ -169,10 +169,6 @@ chip soc/intel/jasperlake
register "tcc_offset" = "10" # TCC of 90C
- # Use below format to override value in overridetree.cb if required
- # format:
- # register "common_soc_config.<variable_name>" = "value"
-
# VR config settings
# Imon Slope correction specified in 1/100 increment values. Range is 0-200.
# Eg: 125 = 1.25
diff --git a/src/mainboard/google/hatch/variants/baseboard/devicetree.cb b/src/mainboard/google/hatch/variants/baseboard/devicetree.cb
index 0535b5b492..0266f713dc 100644
--- a/src/mainboard/google/hatch/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/hatch/variants/baseboard/devicetree.cb
@@ -195,10 +195,6 @@ chip soc/intel/cannonlake
register "gpio_pm[COMM_3]" = "0"
register "gpio_pm[COMM_4]" = "0"
- # Use below format to override value in overridetree.cb if required
- # format:
- # register "common_soc_config.<variable_name>" = "value"
-
device cpu_cluster 0 on
device lapic 0 on end
end