aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorFrank Chu <Frank_Chu@pegatron.corp-partner.google.com>2023-01-06 16:03:46 +0800
committerFelix Held <felix-coreboot@felixheld.de>2023-01-18 22:05:11 +0000
commit21a7b6c2791eb28dedccca4b08d3420d1c1663eb (patch)
tree706d36ccc6df9f8f22f0deb2c5140158228da9fc /src
parent411b4fc9f293cee3b4ceba6df54ba3bb16ce2ece (diff)
mb/google/brya/var/marasov: Remove wlan RTD3 support
Wlan power enable pin is changed from EN_PP3300_WLAN to SLP_SUS_L. Remove unused RTD3 driver. BUG=b:263448873 BRANCH=firmware-brya-14505.B TEST=emerge-brya coreboot chromeos-bootimage Signed-off-by: Frank Chu <Frank_Chu@pegatron.corp-partner.google.com> Change-Id: I22448a8cb28ddadb93b114c096e364980feab6fd Reviewed-on: https://review.coreboot.org/c/coreboot/+/71693 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Derek Huang <derekhuang@google.com> Reviewed-by: Frank Chu <frank_chu@pegatron.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/brya/variants/marasov/overridetree.cb7
1 files changed, 0 insertions, 7 deletions
diff --git a/src/mainboard/google/brya/variants/marasov/overridetree.cb b/src/mainboard/google/brya/variants/marasov/overridetree.cb
index 4ab9605782..ed83b75aa9 100644
--- a/src/mainboard/google/brya/variants/marasov/overridetree.cb
+++ b/src/mainboard/google/brya/variants/marasov/overridetree.cb
@@ -286,15 +286,8 @@ chip soc/intel/alderlake
.flags = PCIE_RP_LTR | PCIE_RP_AER,
}"
chip drivers/wifi/generic
- register "wake" = "GPE0_DW1_03"
device pci 00.0 on end
end
- chip soc/intel/common/block/pcie/rtd3
- register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_B11)"
- register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H20)"
- register "srcclk_pin" = "2"
- device generic 0 on end
- end
end
device ref pcie_rp8 off end
device ref pcie_rp11 on