summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorChris.Wang <chris.wang@amd.corp-partner.google.com>2022-12-28 14:33:44 +0800
committerMartin Roth <martin.roth@amd.corp-partner.google.com>2023-01-03 18:16:00 +0000
commit1162f7a1fe4f396e2add33eab1862afd748ef078 (patch)
tree92291b054a7c56090a0eb600883c5f6fe33bb5fd /src
parentb3a28c3a6637549c25934f692335df7c560d464d (diff)
mb/google/skyrim/var/winterhold: Enable RTD3 support for eMMC as NVMe
winterhold/whiterun has different H/W topology to skyrim that the eMMC device is on a different GPP: skyrim: GPP1 -> SD winterhold : GPP1 -> eMMC BUG=b:263763288 BRANCH=none TEST=s0i3 stress over 2500 cycles. Signed-off-by: Chris.Wang <chris.wang@amd.corp-partner.google.com> Change-Id: Ie6af4287057c6befa0b787ac28d7898166401b29 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71277 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/skyrim/variants/winterhold/overridetree.cb15
1 files changed, 15 insertions, 0 deletions
diff --git a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
index 9d226f106c..1d50bd5b0b 100644
--- a/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
+++ b/src/mainboard/google/skyrim/variants/winterhold/overridetree.cb
@@ -99,6 +99,21 @@ chip soc/amd/mendocino
register "stt_skin_temp_apu_F" = "0x3200"
device domain 0 on
+ device ref gpp_bridge_1 on
+ # Required so the NVMe gets placed into D3 when entering S0i3.
+ chip drivers/pcie/rtd3/device
+ register "name" = ""NVME""
+ device pci 00.0 on end
+ end
+ end # eMMC
+ device ref gpp_bridge_2 on
+ # Required so the NVMe gets placed into D3 when entering S0i3.
+ chip drivers/pcie/rtd3/device
+ register "name" = ""NVME""
+ device pci 00.0 on end
+ end
+ end # NVMe
+
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
device ref xhci_1 on # XHCI1 controller
chip drivers/usb/acpi