summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2019-01-10 12:51:56 -0600
committerMatt DeVillier <matt.devillier@gmail.com>2019-01-13 19:51:10 +0000
commite2c4a3518ed6b0b148e55c163b4f6f2caa7b2357 (patch)
treecf30f7d725ff613c9e7e75e0fd109f887ff5a75b /src
parentc2c1dc9c76c0d00374176e9a715ad12743dcfca3 (diff)
google/butterfly: add cpu/gpu pwm backlight register values
Required for functional internal display on butterfly using libgfxinit. Test: boot/build butterfly, verify internal display functional prior to OS driver loading. Change-Id: Ib8060f2d1ad0694f0886d35c83763907f61b47b1 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/30819 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/butterfly/devicetree.cb4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/google/butterfly/devicetree.cb b/src/mainboard/google/butterfly/devicetree.cb
index 692414cd65..8f88c24fdb 100644
--- a/src/mainboard/google/butterfly/devicetree.cb
+++ b/src/mainboard/google/butterfly/devicetree.cb
@@ -15,6 +15,10 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_backlight_on_delay" = "2100" # T3: 210ms
register "gpu_panel_power_backlight_off_delay" = "2100" # T4: 210ms
+ # Set backlight PWM values
+ register "gpu_cpu_backlight" = "0x000001e8"
+ register "gpu_pch_backlight" = "0x03d00000"
+
register "max_mem_clock_mhz" = "666" # DDR3-1333
device cpu_cluster 0 on