added config and other test files.

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@882 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1

21 files changed, 527 insertions, 0 deletions

diff --git a/src/arch/i386/Config.lb b/src/arch/i386/Config.lb
new file mode 100644
index 0000000000..6e0b3359a9
--- /dev/null
+++ b/src/arch/i386/Config.lb
@@ -0,0 +1,4 @@
+default ARCH=i386
+dir lib
+dir boot
+dir smp
diff --git a/src/arch/i386/lib/Config.lb b/src/arch/i386/lib/Config.lb
new file mode 100644
index 0000000000..8d4fe3a3be
--- /dev/null
+++ b/src/arch/i386/lib/Config.lb
@@ -0,0 +1,13 @@
+#object i386_subr.o
+#object params.o
+#object hardwaremain.o
+#object vgabios.o CONFIG_VGABIOS
+#object idt.o  CONFIG_REALMODE_IDT
+#object pci-irq.c CONFIG_PCIBIOS_IRQ
+#option CONFIG_LOGICAL_CPUS=1
+#option CONFIG_PCIBIOS_IRQ=0
+object c_start.S
+object cpu.c
+object pci_ops.c
+
+
diff --git a/src/arch/i386/lib/console.inc b/src/arch/i386/lib/console.inc
index 3d6b01b3a2..2f031e5d10 100644
--- a/src/arch/i386/lib/console.inc
+++ b/src/arch/i386/lib/console.inc
@@ -9,6 +9,9 @@ jmp	console0
 #define LINUXBIOS_EXTRA_VERSION
 #endif
 
+#ifndef ASM_CONSOLE_LOGLEVEL
+#define ASM_CONSOLE_LOGLEVEL 5
+#endif
 console_test:
 	.ascii	"\r\n\r\nLinuxBIOS-"
 	.ascii	STR(LINUXBIOS_VERSION)
diff --git a/src/arch/i386/smp/Config.lb b/src/arch/i386/smp/Config.lb
new file mode 100644
index 0000000000..fae7499428
--- /dev/null
+++ b/src/arch/i386/smp/Config.lb
@@ -0,0 +1,9 @@
+if HAVE_MP_TABLE
+  object mpspec.o 
+end
+#object ioapic.o CONFIG_IOAPIC
+if CONFIG_SMP
+  object start_stop.o 
+#  object secondary.S 
+end
+
diff --git a/src/boot/Config.lb b/src/boot/Config.lb
new file mode 100644
index 0000000000..0264bb96ad
--- /dev/null
+++ b/src/boot/Config.lb
@@ -0,0 +1,2 @@
+object elfboot.o
+object hardwaremain.o
diff --git a/src/config/Config.lb b/src/config/Config.lb
new file mode 100644
index 0000000000..27c599fe7b
--- /dev/null
+++ b/src/config/Config.lb
@@ -0,0 +1,105 @@
+## This is Architecture independant part of the makefile
+
+option LINUXBIOS_VERSION="1.1.0"
+
+option CC="$(CROSS_COMPILE)gcc"
+option HOSTCC="$(CROSS_COMPILE)gcc"
+option OBJCOPY="objcopy"
+
+makedefine CPP:= $(CC) -no-gcc -x assembler-with-cpp -DASSEMBLY -E
+makedefine LIBGCC_FILE_NAME := $(shell $(CC) -print-libgcc-file-name)
+makedefine GCC_INC_DIR := $(shell $(CC) -print-search-dirs | sed -ne "s/install: \(.*\)/\1include/gp")
+
+makedefine CPPFLAGS := -I$(TOP)/src/include -I$(TOP)/src/arch/$(ARCH)/include -I$(GCC_INC_DIR) $(CPUFLAGS)
+makedefine ROMCCPPFLAGS := -D__ROMCC__=0 -D__ROMCC_MINOR__=23
+makedefine CFLAGS := $(CPU_OPT) $(CPPFLAGS) -Os -nostdinc -nostdlib -fno-builtin  -Wall
+
+makedefine HOSTCFLAGS:= -Os -Wall
+
+option LINUXBIOS_BUILD          = "$(shell date)	"
+option LINUXBIOS_COMPILE_TIME   = "$(shell date +%T)"
+option LINUXBIOS_COMPILE_BY     = "$(shell whoami)"
+option LINUXBIOS_COMPILE_HOST   = "$(shell hostname)"
+option LINUXBIOS_COMPILE_DOMAIN = "$(shell dnsdomainname)"
+option LINUXBIOS_COMPILER       = "$(shell  $(CC) $(CFLAGS) -v 2>&1 | tail -n 1)"
+option LINUXBIOS_LINKER         = "$(shell  $(CC) -Wl,-v 2>&1 | grep version | tail -n 1)"
+option LINUXBIOS_ASSEMBLER      = "$(shell  touch dummy.s ; $(CC) -c -Wa,-v dummy.s 2>&1; rm -f dummy.s dummy.o )"
+
+makerule ldscript.ld   dep "ldoptions $(LDSUBSCRIPTS-1)" act " echo \"INCLUDE ldoptions\" > $@ ; for file in $(LDSUBSCRIPTS-1) ; do echo \"INCLUDE $$file\" >> $@ ; done"
+
+makerule cpuflags   dep "Makefile.settings" act " perl -e 'print \"CPUFLAGS :=\n\"; foreach $$var (split(\" \", $$ENV{VARIABLES})) { if (exists($$ENV{$$var})) { print \"CPUFLAGS += -D$$var\" . (length($$ENV{$$var})?\"=\x27$$ENV{$$var}\x27\":\"\") .\"\n\"} else { print \"CPUFLAGS += -U$$var\n\"} }' > $@"
+
+makerule ldoptions   dep "Makefile.settings" act " perl -e 'foreach $$var (split(\" \", $$ENV{VARIABLES})) { if ($$ENV{$$var} =~ m/^(0x[0-9a-fA-F]+|0[0-7]+|[0-9]+)$$/) { print \"$$var = $$ENV{$$var};\n\"; }}' > $@"
+
+makerule linuxbios.strip  dep "linuxbios" act " $(OBJCOPY) -O binary linuxbios linuxbios.strip"
+
+
+makerule linuxbios_c.o   dep "$(DRIVERS-1) linuxbios.a $(LIBGCC_FILE_NAME)" act  " $(CC) -nostdlib -r -o $@ c_start.o $(DRIVERS-1) linuxbios.a $(LIBGCC_FILE_NAME)"
+
+makerule linuxbios_c  dep "linuxbios_c.o $(TOP)/src/config/linuxbios_c.ld ldoptions" act " $(CC) -nostdlib -nostartfiles -static -o $@ -T $(TOP)/src/config/linuxbios_c.ld linuxbios_c.o"
+
+##
+## By default compress the C part of linuxbios
+##
+option CONFIG_COMPRESS=1
+option CONFIG_UNCOMPRESSED=!CONFIG_COMPRESS
+makedefine LINUXBIOS_PAYLOAD-$(CONFIG_COMPRESS):=linuxbios_payload.nrv2b
+makedefine LINUXBIOS_PAYLOAD-$(CONFIG_UNCOMPRESSED):=linuxbios_payload.bin
+
+addaction linuxbios_c "$(CROSS_COMPILE)nm -n linuxbios_c | sort > linuxbios_c.map"
+makerule linuxbios_payload.bin dep "linuxbios_c" act " $(OBJCOPY) -O binary $< $@"
+makerule linuxbios_payload.nrv2b dep " linuxbios_payload.bin nrv2b" act " ./nrv2b e $< $@"
+makerule linuxbios_payload   dep "$(LINUXBIOS_PAYLOAD-1) " act "cp $(LINUXBIOS_PAYLOAD-1) linuxbios_payload"
+makerule linuxbios   dep "crt0.o linuxbios_payload ldscript.ld " act "$(CC) -nostdlib -nostartfiles -static -o $@ -T ldscript.ld crt0.o"
+addaction linuxbios "$(CROSS_COMPILE)nm -n linuxbios | sort > linuxbios.map"
+
+makerule linuxbios.a   dep "$(OBJECTS-1) " act "rm -f linuxbios.a"
+addaction linuxbios.a "ar cr linuxbios.a $(OBJECTS-1)"
+
+option CRT0="$(TOP)/src/arch/$(ARCH)/config/crt0.base"
+makerule crt0.S   dep "$(CRT0) " act "cp $< $@"
+
+# the buildrom tool
+makerule buildrom dep "$(TOP)/util/buildrom/buildrom.c" act "$(CC) -o $@ $<"
+# Force crt0.s (which has build time version code in it to rebuild every time)
+makedefine .PHONY : crt0.s
+makerule crt0.s   dep "crt0.S crt0_includes.h $(CRT0_INCLUDES) " act "@echo \"$(CPP) ... $< > $@ \""
+addaction crt0.s "$(CPP) $(CPPFLAGS) -I. -I$(TOP)/src  $< > $@.new && mv $@.new $@ "
+
+makerule crt0.o  dep "crt0.s " act "@echo $(CC) ... -o $@ $<"
+addaction crt0.o "@$(CC) -c $(CPU_OPT) -o $@ $<"
+
+
+makerule etags   dep "$(SOURCES) " act "etags $(SOURCES)"
+makerule tags   dep "$(SOURCES) " act "ctags $(SOURCES)"
+makerule documentation   dep "$(SOURCES) " act "doxygen LinuxBIOSDoc.config "
+
+makerule ./romcc   dep "$(TOP)/util/romcc/romcc.c " act "$(HOSTCC) -g $(HOSTCFLAGS) -DVERSION='\"0.21\"' -DRELEASE_DATE='\"7 april 2003\"' $< -o $@"
+makerule build_opt_tbl   dep "$(TOP)/util/options/build_opt_tbl.c $(TOP)/src/include/pc80/mc146818rtc.h $(TOP)/src/include/boot/linuxbios_tables.h " act "$(HOSTCC) $(HOSTCFLAGS) $< -o $@"
+
+#makerule /$(TARGET_DIR)/option_table.c    dep "build_opt_tbl $(MAINBOARD)/cmos.layout " act "./build_opt_tbl -b  --config $(MAINBOARD)/cmos.layout "
+makerule option_table.c    dep "build_opt_tbl $(MAINBOARD)/cmos.layout " act "./build_opt_tbl -b  --config $(MAINBOARD)/cmos.layout "
+
+if HAVE_OPTION_TABLE
+object ./option_table.o 
+#special rule
+#makerule option_table.o dep "option_table.c" act "$(CC) -c $(CFLAGS) -o $@ $<"
+# object option_table.o 
+end
+
+makerule clean  act "rm -f linuxbios.* *~"
+addaction clean "rm -f linuxbios "
+addaction clean "rm -f ldoptions cpuflags ldscript.ld"
+addaction clean "rm -f a.out *.s *.l *.o"
+addaction clean "rm -f TAGS tags"
+addaction clean "rm -f docipl"
+addaction clean "rm -f build_opt_tbl option_table.c crt0.S"
+
+# do standard config files that the user need not specify
+# for now, this is just 'lib', but it may be more later. 
+dir /lib
+dir /console
+dir /stream
+dir /devices
+dir /pc80
+dir /boot
diff --git a/src/console/Config.lb b/src/console/Config.lb
new file mode 100644
index 0000000000..48ce3f6f5a
--- /dev/null
+++ b/src/console/Config.lb
@@ -0,0 +1,15 @@
+object printk.o
+if CONFIG_CONSOLE_SERIAL8250
+  driver uart8250_console.o 
+end
+if CONFIG_CONSOLE_VGA
+  driver vga_console.o
+end
+if CONFIG_CONSOLE_LOGBUF
+  driver logbuf_console.o   
+end
+if CONFIG_CONSOLE_SROM
+  driver srom_console.o
+end
+object console.o
+object vsprintf.o
diff --git a/src/cpu/k7/Config.lb b/src/cpu/k7/Config.lb
new file mode 100644
index 0000000000..e27b42efb3
--- /dev/null
+++ b/src/cpu/k7/Config.lb
@@ -0,0 +1,3 @@
+option k7=1
+default  CPU_FIXUP=1
+#object cpufixup.o
diff --git a/src/cpu/k8/Config.lb b/src/cpu/k8/Config.lb
new file mode 100644
index 0000000000..28cd7a2877
--- /dev/null
+++ b/src/cpu/k8/Config.lb
@@ -0,0 +1,3 @@
+default k8=1
+default  CPU_FIXUP=1
+object cpufixup.o
diff --git a/src/cpu/p5/Config.lb b/src/cpu/p5/Config.lb
new file mode 100644
index 0000000000..9d1d7f2a64
--- /dev/null
+++ b/src/cpu/p5/Config.lb
@@ -0,0 +1,5 @@
+default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2=0
+option i586=1
+object cpuid.o
+if CONFIG_UDELAY_TSC object delay_tsc.o  end
+#object tsc.o
diff --git a/src/cpu/p6/Config.lb b/src/cpu/p6/Config.lb
new file mode 100644
index 0000000000..aa92fa46d8
--- /dev/null
+++ b/src/cpu/p6/Config.lb
@@ -0,0 +1,5 @@
+option i686=1
+option INTEL_PPRO_MTRR=1
+#object microcode.o
+object mtrr.o
+#object l2_cache.o
diff --git a/src/devices/Config.lb b/src/devices/Config.lb
new file mode 100644
index 0000000000..3dd2ac3935
--- /dev/null
+++ b/src/devices/Config.lb
@@ -0,0 +1,3 @@
+object device.o
+object device_util.o
+object pci_device.o
diff --git a/src/lib/Config.lb b/src/lib/Config.lb
new file mode 100644
index 0000000000..d312dd1fac
--- /dev/null
+++ b/src/lib/Config.lb
@@ -0,0 +1,14 @@
+object clog2.o
+object uart8250.o
+object memset.o
+object memcpy.o
+object memcmp.o
+object malloc.o
+object delay.o
+if HAVE_FALLBACK_BOOT
+  object fallback_boot.o
+end
+object compute_ip_checksum.o
+object version.o
+# Force version.o to recompile every time
+makedefine .PHONY : version.o
diff --git a/src/mainboard/amd/solo/Config.lb b/src/mainboard/amd/solo/Config.lb
new file mode 100644
index 0000000000..107e6ad4aa
--- /dev/null
+++ b/src/mainboard/amd/solo/Config.lb
@@ -0,0 +1,316 @@
+#
+###
+### Build code to export a CMOS option table
+###
+default HAVE_OPTION_TABLE=1
+option HAVE_MP_TABLE=0
+####
+#### Build options
+####
+#
+###
+### Location of the DIMM EEPROMS on the SMBUS
+### This is fixed into a narrow range by the DIMM package standard.
+###
+option SMBUS_MEM_DEVICE_START=(0xa << 3)
+option SMBUS_MEM_DEVICE_END=(SMBUS_MEM_DEVICE_START +1)
+option SMBUS_MEM_DEVICE_INC=1
+default CONFIG_CONSOLE_VGA=0
+default CONFIG_CONSOLE_LOGBUF=0
+default CONFIG_CONSOLE_SROM=0
+default CONFIG_SMP=0
+default CONFIG_UDELAY_TSC=0
+#
+###
+### Customize our winbond superio chip for this motherboard
+###
+option SIO_BASE=0x2e
+option SIO_SYSTEM_CLK_INPUT=0
+option CONFIG_CONSOLE_SERIAL8250=0
+#
+###
+### Build code for the fallback boot
+###
+option HAVE_FALLBACK_BOOT=1
+#
+###
+### Build code to reset the motherboard from linuxBIOS
+###
+## option HAVE_HARD_RESET=1
+#
+###
+### Build code to export a programmable irq routing table
+###
+option HAVE_PIRQ_TABLE=1
+option IRQ_SLOT_COUNT=7
+#
+###
+### Build code to export an x86 MP table
+### Useful for specifying IRQ routing values
+###
+##option HAVE_MP_TABLE=1
+#
+###
+### Do not build special code for the keyboard
+###
+default NO_KEYBOARD=1
+#
+###
+### Build code for SMP support
+### Only worry about 2 micro processors
+###
+##option CONFIG_SMP=1
+option MAX_CPUS=1
+#
+###
+### Build code to setup a generic IOAPIC
+###
+option CONFIG_IOAPIC=1
+#
+###
+### MEMORY_HOLE instructs earlymtrr.inc to
+### enable caching from 0-640KB and to disable 
+### caching from 640KB-1MB using fixed MTRRs 
+###
+### Enabling this option breaks SMP because secondary
+### CPU identification depends on only variable MTRRs
+### being enabled.
+###
+option MEMORY_HOLE=0
+#
+###
+### Enable both fixed and variable MTRRS
+### When we setup MTRRs in mtrr.c  
+###
+### We must setup the fixed mtrrs or we confuse SMP secondary
+### processor identification
+###
+option ENABLE_FIXED_AND_VARIABLE_MTRRS=1
+#
+###
+### Clean up the motherboard id strings
+###
+option MAINBOARD_PART_NUMBER="Solo7"
+option MAINBOARD_VENDOR="AMD"
+#
+###
+### Let Assembly code know where on the pci bus the AMD southbridge is
+###
+option AMD8111_DEV=0x3800
+#
+###
+### Call the final_mainboard_fixup function
+###
+option FINAL_MAINBOARD_FIXUP=1
+#
+###
+### Figure out which type of linuxBIOS image to build
+### If we aren't a fallback image we must be a normal image
+### This is useful for optional includes
+###
+default USE_FALLBACK_IMAGE=0
+option USE_NORMAL_IMAGE=(! USE_FALLBACK_IMAGE)
+#
+####
+#### LinuxBIOS layout values
+####
+#
+### ROM_SIZE is the size of boot ROM that this board will use.
+option ROM_SIZE=262144
+#
+### ROM_IMAGE_SIZE is the amount of space to allow linuxBIOS to occupy.
+option ROM_IMAGE_SIZE=65535
+#
+###
+### Use a small 8K stack
+###
+option STACK_SIZE=0x2000
+#
+###
+### Use a small 8K heap
+###
+option HEAP_SIZE=0x2000
+#
+###
+### Only use the option table in a normal image
+###
+option USE_OPTION_TABLE=!USE_FALLBACK_IMAGE
+#
+###
+### Compute the location and size of where this firmware image
+### (linuxBIOS plus bootloader) will live in the boot rom chip.
+###
+default FALLBACK_SIZE=65536
+if USE_FALLBACK_IMAGE 
+  option ROM_SECTION_SIZE  = FALLBACK_SIZE
+  option ROM_SECTION_OFFSET= (ROM_SIZE - FALLBACK_SIZE)
+end
+if USE_NORMAL_IMAGE
+  option ROM_SECTION_SIZE  = (ROM_SIZE - FALLBACK_SIZE)
+  option ROM_SECTION_OFFSET= 0
+end
+#
+###
+### Compute the start location and size size of
+### The linuxBIOS bootloader.
+###
+option PAYLOAD_SIZE            = (ROM_SECTION_SIZE - ROM_IMAGE_SIZE)
+option CONFIG_ROM_STREAM_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1)
+option CONFIG_ROM_STREAM     = 1
+#
+###
+### Compute where this copy of linuxBIOS will start in the boot rom
+###
+option _ROMBASE      = (CONFIG_ROM_STREAM_START + PAYLOAD_SIZE)
+#
+###
+### Compute a range of ROM that can cached to speed up linuxBIOS,
+### execution speed.
+###
+##expr XIP_ROM_SIZE = 65536
+##expr XIP_ROM_BASE = _ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE
+##option XIP_ROM_SIZE=65536
+##option XIP_ROM_BASE=0xffff0000
+#
+## XIP_ROM_SIZE && XIP_ROM_BASE values that work.
+##option XIP_ROM_SIZE=0x8000
+##option XIP_ROM_BASE=0xffff8000
+#
+###
+### Compute where the SMP startup code needs to live
+### FIXME I don't see how to make this work for the normal image....
+###
+option START_CPU_SEG=0xf0000
+#
+#
+###
+### Set all of the defaults for an x86 architecture
+###
+#
+#
+###
+### Build the objects we have code for in this directory.
+###
+##object mainboard.o
+driver mainboard.o
+object static_devices.o
+if HAVE_MP_TABLE object mptable.o end
+if HAVE_PIRQ_TABLE object irq_tables.o end
+#
+arch i386 end
+cpu k8 end
+#
+option DEBUG=1
+default USE_FALLBACK_IMAGE=1
+option A=(1+2)
+option B=0xa
+#
+###
+### Build our 16 bit and 32 bit linuxBIOS entry code
+###
+mainboardinit cpu/i386/entry16.inc
+mainboardinit cpu/i386/entry32.inc
+ldscript /cpu/i386/entry16.lds
+ldscript /cpu/i386/entry32.lds
+#
+###
+### Build our reset vector (This is where linuxBIOS is entered)
+###
+if USE_FALLBACK_IMAGE 
+  mainboardinit cpu/i386/reset16.inc 
+  ldscript /cpu/i386/reset16.lds 
+end
+
+if USE_NORMAL_IMAGE
+  mainboardinit cpu/i386/reset32.inc 
+  ldscript /cpu/i386/reset32.lds 
+end
+#
+#### Should this be in the northbridge code?
+#mainboardinit archi386/lib/cpu_reset.inc
+#
+###
+### Include an id string (For safe flashing)
+###
+mainboardinit arch/i386/lib/id.inc
+ldscript /arch/i386/lib/id.lds
+#
+####
+#### This is the early phase of linuxBIOS startup 
+#### Things are delicate and we test to see if we should
+#### failover to another image.
+####
+option MAX_REBOOT_CNT=2
+##ldscript arch/i386/lib/failover.lds USE_FALLBACK_IMAGE
+#
+###
+### Setup our mtrrs
+###
+mainboardinit cpu/k8/earlymtrr.inc
+#
+#
+###
+### Only the bootstrap cpu makes it here.
+### Failover if we need to 
+###
+#
+if USE_FALLBACK_IMAGE
+  mainboardinit southbridge/amd/amd8111/cmos_boot_failover.inc 
+end
+#
+####
+#### O.k. We aren't just an intermediary anymore!
+####
+#
+###
+### When debugging disable the watchdog timer
+###
+##option MAXIMUM_CONSOLE_LOGLEVEL=7
+#default MAXIMUM_CONSOLE_LOGLEVEL=7
+#option DISABLE_WATCHDOG= (MAXIMUM_CONSOLE_LOGLEVEL >= 8) 
+#if DISABLE_WATCHDOG
+#  mainboardinit southbridgeamd/amd8111/disable_watchdog.inc 
+#end
+#
+###
+### Setup the serial port
+###
+#mainboardinit superiowinbond/w83627hf/setup_serial.inc
+mainboardinit pc80/serial.inc
+mainboardinit arch/i386/lib/console.inc
+if USE_FALLBACK_IMAGE mainboardinit archi386/lib/noop_failover.inc  end
+#
+###
+### Romcc output
+###
+#makerule ./failover.E dep "$(MAINBOARD)/failover.c" act "$(CPP) -I$(TOP)/src $(CPPFLAGS) $(MAINBOARD)/failover.c > ./failever.E"
+#makerule ./failover.inc dep "./romcc ./failover.E" act "./romcc -O ./failover.E > failover.inc"
+#mainboardinit .failover.inc
+makerule ./auto.E dep "$(MAINBOARD)/auto.c" act "$(CPP) -I$(TOP)/src -$(ROMCCPPFLAGS) $(CPPFLAGS) $(MAINBOARD)/auto.c > ./auto.E"
+makerule ./auto.inc dep "./romcc ./auto.E" act "./romcc -O ./auto.E > auto.inc"
+mainboardinit ./auto.inc
+#
+###
+### Setup RAM
+###
+mainboardinit ram/ramtest.inc
+mainboardinit southbridge/amd/amd8111/smbus.inc
+mainboardinit sdram/generic_dump_spd.inc
+#
+###
+### Include the secondary Configuration files 
+###
+northbridge amd/amdk8
+end
+southbridge amd/amd8111
+end
+#mainboardinit archi386/smp/secondary.inc
+superio NSC/pc87360
+	register "com1={1} com2={0} floppy=1 lpt=1 keyboard=1"
+end
+dir /pc80
+##dir /src/superio/winbond/w83627hf
+cpu p5 end
+cpu p6 end
+cpu k7 end
+cpu k8 end
diff --git a/src/northbridge/amd/amdk8/Config.lb b/src/northbridge/amd/amdk8/Config.lb
new file mode 100644
index 0000000000..1b8902d6bb
--- /dev/null
+++ b/src/northbridge/amd/amdk8/Config.lb
@@ -0,0 +1,2 @@
+object northbridge.o
+
diff --git a/src/pc80/Config.lb b/src/pc80/Config.lb
new file mode 100644
index 0000000000..d773046e97
--- /dev/null
+++ b/src/pc80/Config.lb
@@ -0,0 +1,12 @@
+#object keyboard.o
+object mc146818rtc.o
+#object isa-dma.o
+#object i8259.o CONFIG_I8259
+#object udelay_timer2.o CONFIG_UDELAY_TIMER2
+#object beep.o CONFIG_BEEP
+#object vga_load_regs.o VIDEO_CONSOLE
+#object font_8x16.o VIDEO_CONSOLE
+#object vga_set_mode.o VIDEO_CONSOLE
+#object vga_load_pcx.o VIDEO_CONSOLE
+#dir ide
+
diff --git a/src/southbridge/amd/amd8111/Config.lb b/src/southbridge/amd/amd8111/Config.lb
new file mode 100644
index 0000000000..ef8734a275
--- /dev/null
+++ b/src/southbridge/amd/amd8111/Config.lb
@@ -0,0 +1,4 @@
+driver amd8111_usb.o
+driver amd8111_lpc.o
+driver amd8111_ide.o
+driver amd8111_acpi.o
diff --git a/src/stream/Config.lb b/src/stream/Config.lb
new file mode 100644
index 0000000000..f95a072b1a
--- /dev/null
+++ b/src/stream/Config.lb
@@ -0,0 +1,3 @@
+if CONFIG_ROM_STREAM
+  object rom_stream.o
+end
diff --git a/src/superio/NSC/pc87360/Config.lb b/src/superio/NSC/pc87360/Config.lb
new file mode 100644
index 0000000000..320ff20dea
--- /dev/null
+++ b/src/superio/NSC/pc87360/Config.lb
@@ -0,0 +1 @@
+object superio.o
diff --git a/src/superio/NSC/pc87360/chip.h b/src/superio/NSC/pc87360/chip.h
new file mode 100644
index 0000000000..39c58cf7bc
--- /dev/null
+++ b/src/superio/NSC/pc87360/chip.h
@@ -0,0 +1,5 @@
+
+struct superio_NSC_pc87360_config {
+    typedef struct com_ports com1;
+    typedef struct lpt_ports lpt;
+};
diff --git a/src/superio/NSC/pc87360/superio.c b/src/superio/NSC/pc87360/superio.c
new file mode 100644
index 0000000000..e69de29bb2
--- /dev/null
+++ b/src/superio/NSC/pc87360/superio.c