diff options
| author | Meera Ravindranath <meera.ravindranath@intel.com> | 2020-12-07 20:48:09 +0530 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2021-03-15 06:16:50 +0000 |
| commit | 8dffc38f6e8ff4d1f7e26b261bfd6d7fda6be173 (patch) | |
| tree | 2ef659457ebcd896f534f24a19580afca783123b /src | |
| parent | e82aa2238d48864a5f8937c2193ee9d09cc0c4d0 (diff) | |
mb/intel/adlrvp_p: Support VBT for LP4, LP5 and DDR5 SKUs
Add support to pick the right vbt from cbfs according to
SKU-ID.
Change-Id: I8795cc67d87429eddb31328f1e2a90c346b53533
Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48416
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/mainboard/intel/adlrvp/Makefile.inc | 5 | ||||
| -rw-r--r-- | src/mainboard/intel/adlrvp/mainboard.c | 15 |
2 files changed, 20 insertions, 0 deletions
diff --git a/src/mainboard/intel/adlrvp/Makefile.inc b/src/mainboard/intel/adlrvp/Makefile.inc index 75c8cf8e20..12f546b2e3 100644 --- a/src/mainboard/intel/adlrvp/Makefile.inc +++ b/src/mainboard/intel/adlrvp/Makefile.inc @@ -19,6 +19,11 @@ ramstage-y += mainboard.c ramstage-y += board_id.c ramstage-y += gpio.c +ifeq ($(CONFIG_INTEL_GMA_ADD_VBT),y) +$(call add_vbt_to_cbfs, vbt_lp5.bin, 3rdparty/blobs/mainboard/$(MAINBOARDDIR)/$(VARIANT_DIR)/vbt_lp5.bin) +$(call add_vbt_to_cbfs, vbt_ddr5.bin, 3rdparty/blobs/mainboard/$(MAINBOARDDIR)/$(VARIANT_DIR)/vbt_ddr5.bin) +endif + CPPFLAGS_common += -I$(src)/mainboard/$(MAINBOARDDIR)/include subdirs-y += variants/$(VARIANT_DIR) diff --git a/src/mainboard/intel/adlrvp/mainboard.c b/src/mainboard/intel/adlrvp/mainboard.c index fb2557836a..39462040fe 100644 --- a/src/mainboard/intel/adlrvp/mainboard.c +++ b/src/mainboard/intel/adlrvp/mainboard.c @@ -3,6 +3,7 @@ #include <baseboard/gpio.h> #include <baseboard/variants.h> #include <device/device.h> +#include <drivers/intel/gma/opregion.h> #include <ec/ec.h> #include <soc/gpio.h> #include <vendorcode/google/chromeos/chromeos.h> @@ -38,3 +39,17 @@ struct chip_operations mainboard_ops = { .init = mainboard_init, .enable_dev = mainboard_enable, }; + +const char *mainboard_vbt_filename(void) +{ + uint8_t sku_id = get_board_id(); + switch (sku_id) { + case ADL_P_LP5_1: + case ADL_P_LP5_2: + return "vbt_lp5.bin"; + case ADL_P_DDR5: + return "vbt_ddr5.bin"; + default: + return "vbt.bin"; + } +} |