summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-22 23:55:24 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-10-24 15:44:43 +0000
commit7bbf45ed3f6460b1f25f60c3d055fff604d1df00 (patch)
treebe28039b60073c7985778660f595ba8b046f2368 /src
parent76b8bc220122efd3774b0bddf5d2f229401fac46 (diff)
nb/intel/haswell: Generalise northbridge chip name
The code is known to work on processors other than just i7's. Change-Id: I8be83bf51315547b29ab2b239e953554d3a323a0 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46663 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/haswell/northbridge.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/northbridge/intel/haswell/northbridge.c b/src/northbridge/intel/haswell/northbridge.c
index 9cf564f474..88ccd710f3 100644
--- a/src/northbridge/intel/haswell/northbridge.c
+++ b/src/northbridge/intel/haswell/northbridge.c
@@ -638,6 +638,6 @@ static void enable_dev(struct device *dev)
}
struct chip_operations northbridge_intel_haswell_ops = {
- CHIP_NAME("Intel i7 (Haswell) integrated Northbridge")
+ CHIP_NAME("Intel Haswell integrated Northbridge")
.enable_dev = enable_dev,
};