summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2022-05-23 18:42:58 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-05-24 17:35:12 +0000
commit743627fba20e5a7dadb165340391e4afa8ae5996 (patch)
tree1da7860d059fc24f4e250d9a129a4369857f2464 /src
parent234c38f31107d1d82def2daa6af8a5b01080ce56 (diff)
mb/google/skyrim/baseboard/devicetree: enable S0ix
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ia6c5b3f83b66a2d54611ada3cb97ddda4b655d00 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64606 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/skyrim/variants/baseboard/devicetree.cb2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/google/skyrim/variants/baseboard/devicetree.cb b/src/mainboard/google/skyrim/variants/baseboard/devicetree.cb
index 8b0ec3fe93..a83c67a581 100644
--- a/src/mainboard/google/skyrim/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/skyrim/variants/baseboard/devicetree.cb
@@ -55,6 +55,8 @@ chip soc/amd/sabrina
register "pspp_policy" = "DXIO_PSPP_DISABLED" # TODO: reenable when PSPP works
+ register "s0ix_enable" = "true"
+
device domain 0 on
device ref lpc_bridge on
chip ec/google/chromeec