summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorTarun Tuli <taruntuli@google.com>2022-07-26 14:04:31 -0400
committerPaul Fagerburg <pfagerburg@chromium.org>2022-07-29 15:06:17 +0000
commit5c83d5efb70199599395093ca7d6d1a57eb516f8 (patch)
treea82acc7a56bd25a2895707b534011f268b89988b /src
parent0d13e80852832368ac7ed51f8d04011a71ddbbc2 (diff)
mb/google/rex: Add LP5 RAM IDs
Create RAM IDs for: DRAM Part Name ID to assign MT62F512M32D2DR-031 WT:B 0 (0000) MT62F1G32D2DS-026 WT:B 1 (0001) MT62F2G32D4DS-026 WT:B 2 (0010) BUG=b:240289148 TEST=emerge-rex coreboot Signed-off-by: Tarun Tuli <taruntuli@google.com> Change-Id: Ib24e07bca363984db3484aa500f7d6ea4817e517 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66164 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/rex/variants/rex0/memory/Makefile.inc2
-rw-r--r--src/mainboard/google/rex/variants/rex0/memory/dram_id.generated.txt2
-rw-r--r--src/mainboard/google/rex/variants/rex0/memory/mem_parts_used.txt2
3 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/variants/rex0/memory/Makefile.inc b/src/mainboard/google/rex/variants/rex0/memory/Makefile.inc
index 928e75160a..cc10fddc49 100644
--- a/src/mainboard/google/rex/variants/rex0/memory/Makefile.inc
+++ b/src/mainboard/google/rex/variants/rex0/memory/Makefile.inc
@@ -5,3 +5,5 @@
SPD_SOURCES =
SPD_SOURCES += spd/lp5/set-0/spd-1.hex # ID = 0(0b0000) Parts = MT62F512M32D2DR-031 WT:B
+SPD_SOURCES += spd/lp5/set-0/spd-7.hex # ID = 1(0b0001) Parts = MT62F1G32D2DS-026 WT:B
+SPD_SOURCES += spd/lp5/set-0/spd-8.hex # ID = 2(0b0010) Parts = MT62F2G32D4DS-026 WT:B
diff --git a/src/mainboard/google/rex/variants/rex0/memory/dram_id.generated.txt b/src/mainboard/google/rex/variants/rex0/memory/dram_id.generated.txt
index f6c5d668e8..9cba730f51 100644
--- a/src/mainboard/google/rex/variants/rex0/memory/dram_id.generated.txt
+++ b/src/mainboard/google/rex/variants/rex0/memory/dram_id.generated.txt
@@ -5,3 +5,5 @@
DRAM Part Name ID to assign
MT62F512M32D2DR-031 WT:B 0 (0000)
+MT62F1G32D2DS-026 WT:B 1 (0001)
+MT62F2G32D4DS-026 WT:B 2 (0010)
diff --git a/src/mainboard/google/rex/variants/rex0/memory/mem_parts_used.txt b/src/mainboard/google/rex/variants/rex0/memory/mem_parts_used.txt
index d1e64f1750..6df34eb45c 100644
--- a/src/mainboard/google/rex/variants/rex0/memory/mem_parts_used.txt
+++ b/src/mainboard/google/rex/variants/rex0/memory/mem_parts_used.txt
@@ -10,3 +10,5 @@
# Part Name
MT62F512M32D2DR-031 WT:B
+MT62F1G32D2DS-026 WT:B
+MT62F2G32D4DS-026 WT:B