summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJeremy Compostella <jeremy.compostella@intel.com>2022-06-06 16:46:01 -0700
committerFelix Held <felix-coreboot@felixheld.de>2022-06-15 23:56:36 +0000
commit52ab283f008f47288620b9a67992f064a1d810fa (patch)
tree1e4364bb52a0a911141aca4fabcaf3535c4c0df8 /src
parent3d1e5621b4195c4470efc0705ee88caf0529837d (diff)
soc/intel/alderlake: remove unnecessary MSR definition
MSR_VR_MISC_CONFIG2 is not used by AlderLake code. TEST=compilation check Signed-off-by: Jeremy Compostella <jeremy.compostella@intel.com> Change-Id: I313acf01c534d0d32620a9dedba7cf3b304ed2ed Reviewed-on: https://review.coreboot.org/c/coreboot/+/65120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Bora Guvendik <bora.guvendik@intel.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/alderlake/include/soc/msr.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/alderlake/include/soc/msr.h b/src/soc/intel/alderlake/include/soc/msr.h
index 5bdbf92e8b..f540e81cb5 100644
--- a/src/soc/intel/alderlake/include/soc/msr.h
+++ b/src/soc/intel/alderlake/include/soc/msr.h
@@ -7,6 +7,5 @@
#define MSR_BIOS_DONE 0x151
#define ENABLE_IA_UNTRUSTED (1 << 0)
-#define MSR_VR_MISC_CONFIG2 0x636
#endif