summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJohn Su <john_su@compal.corp-partner.google.com>2020-02-10 13:59:27 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-02-17 15:54:18 +0000
commitcdabc407cde7a7ccea46390b8ed0cfb7b95c826b (patch)
tree3a956858d8618a533e8588ad73e578e10bbd55ca /src
parent99e54fece3d6e03b21366f6415dea6972a7eda8d (diff)
mb/google/drallion: Set cpu_pl2_4_cfg to baseline for Drallion
Proper VR settings will be selected by CPU SKU and cpu_pl2_4_cfg. BUG=b:148912093 BRANCH=None TEST=build coreboot and checked IA_TDC from TAT tool. Change-Id: Ie471dee0c70e1831a822860c0a44455772a2b8be Signed-off-by: John Su <john_su@compal.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38811 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Mathew King <mathewk@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/drallion/variants/drallion/devicetree.cb3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/drallion/variants/drallion/devicetree.cb b/src/mainboard/google/drallion/variants/drallion/devicetree.cb
index 92f3fb9772..cdb6288173 100644
--- a/src/mainboard/google/drallion/variants/drallion/devicetree.cb
+++ b/src/mainboard/google/drallion/variants/drallion/devicetree.cb
@@ -65,6 +65,9 @@ chip soc/intel/cannonlake
register "PchHdaIDispCodecDisconnect" = "1"
register "PchHdaAudioLinkHda" = "1"
+ # Select CPU PL2/PL4 config
+ register "cpu_pl2_4_cfg" = "baseline"
+
# VR Settings Configuration for 2/4 Domains
#+----------------+-------+-------+-------+-------+
#| Domain/Setting | SA | IA | GTUS | GTS |