summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGreg Watson <jarrah@users.sourceforge.net>2004-04-21 22:30:47 +0000
committerGreg Watson <jarrah@users.sourceforge.net>2004-04-21 22:30:47 +0000
commitc36b4275c6a3756cb0118f5b619299ab1772e19a (patch)
treeb6ee5293cf9fbc2b94f92dede7ef7db755839741 /src
parent12c3154cee6b0c8167d4bf704c5ca25291c7ef71 (diff)
added cache initialization code
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1522 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src')
-rw-r--r--src/arch/ppc/init/crt0.S.lb15
1 files changed, 15 insertions, 0 deletions
diff --git a/src/arch/ppc/init/crt0.S.lb b/src/arch/ppc/init/crt0.S.lb
index 5c5b5f4716..738d4b4a67 100644
--- a/src/arch/ppc/init/crt0.S.lb
+++ b/src/arch/ppc/init/crt0.S.lb
@@ -33,6 +33,21 @@ system_reset:
#if USE_DCACHE_RAM == 1
#define DCACHE_RAM_END (DCACHE_RAM_BASE + DCACHE_RAM_SIZE - 1)
/*
+ * Initialize data cache blocks
+ * (assumes cache block size of 32 bytes)
+ *
+ * NOTE: This may need to be moved to FAMILY_INIT if
+ * dcbz is not supported on all CPU's
+ */
+ lis r1, DCACHE_RAM_BASE@h
+ ori r1, r1, DCACHE_RAM_BASE@l
+ li r3, (DCACHE_RAM_SIZE / 32)
+ mtctr r3
+0: dcbz r0, r1
+ addi r1, r1, 32
+ bdnz 0b
+
+ /*
* Set up stack in cache. The SP must be 16-byte (4-word) aligned
* for SYSV EABI or 8-byte (2-word) aligned for PPC EABI, so we make
* it 16-byte aligned to cover both cases. Also we have to ensure that