summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2018-01-18 15:20:21 +0530
committerSubrata Banik <subrata.banik@intel.com>2018-01-24 13:26:40 +0000
commita971254d6756b1bcb78d9ac7a98789e995792a7a (patch)
treef42530a3b03d03dc6856b09321b418d7a4b04be5 /src
parentd99f9d526f9e46442b1d0158d7f881202b293183 (diff)
soc/intel/cannonlake: Port SD Controller W/A from Intel Reference code
Solution: To do an additional config read to the SD controller after the controller has been power gated (put to D3) Change-Id: Ia2438c767332b0e2d413c71b06b052bf9ab4a96c Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/23313 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/cannonlake/acpi/scs.asl15
1 files changed, 13 insertions, 2 deletions
diff --git a/src/soc/intel/cannonlake/acpi/scs.asl b/src/soc/intel/cannonlake/acpi/scs.asl
index a9fd35e1b9..61f1739e86 100644
--- a/src/soc/intel/cannonlake/acpi/scs.asl
+++ b/src/soc/intel/cannonlake/acpi/scs.asl
@@ -51,23 +51,34 @@ Scope (\_SB.PCI0) {
Device (SDXC)
{
Name (_ADR, 0x00140005)
+ Name (TEMP, 0)
OperationRegion (SDPC, PCI_Config, 0x00, 0x100)
Field (SDPC, WordAcc, NoLock, Preserve)
{
- Offset(0xA2), /* Device Power Gate config */
+ Offset (0x84), /* PMECTRLSTATUS */
+ PMCR, 16,
+ Offset (0xA2), /* PG_CONFIG */
, 2,
- PGEN, 1 /* PGE - PG Enable */
+ PGEN, 1, /* PG_ENABLE */
}
Method (_PS0, 0, Serialized)
{
Store (0, PGEN) /* Disable PG */
+
+ /* Set Power State to D0 */
+ And (PMCR, 0xFFFC, PMCR)
+ Store (PMCR, ^TEMP)
}
Method (_PS3, 0, Serialized)
{
Store (1, PGEN) /* Enable PG */
+
+ /* Set Power State to D3 */
+ Or (PMCR, 0x0003, PMCR)
+ Store (PMCR, ^TEMP)
}
} /* Device (SDXC) */
}