summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorDavid Wu <david_wu@quanta.corp-partner.google.com>2020-12-22 13:24:37 +0800
committerHung-Te Lin <hungte@chromium.org>2020-12-24 08:16:19 +0000
commit9e2761fe2ba3f9a193885a44fb045be60dc7b2b1 (patch)
tree9999ebd1db3e13602d38b7ceddfea4c687ca17ea /src
parentb8d614f8cc9087d43dd014190dbe5863170169cd (diff)
mb/google/volteer/var/voema: Disable PCIe 7 and 8 for WLAN and SD card
Based on latest schematic, disable PCIe 7 and 8 for WLAN and SD card. BUG=b:169356808 TEST=FW_NAME=voema emerge-volteer coreboot chromeos-bootimage Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com> Change-Id: I2a4658a382c094c2a5b16b7acaf464f54e9897b1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/48845 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/volteer/variants/voema/overridetree.cb9
1 files changed, 8 insertions, 1 deletions
diff --git a/src/mainboard/google/volteer/variants/voema/overridetree.cb b/src/mainboard/google/volteer/variants/voema/overridetree.cb
index 8d05c3213f..f612beb3a1 100644
--- a/src/mainboard/google/volteer/variants/voema/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/voema/overridetree.cb
@@ -5,8 +5,15 @@ chip soc/intel/tigerlake
# and controller 1 channel 0 and 1.
register "CmdMirror" = "0x00000033"
- # Disable SRCCLKREQ1# and SRCCLKREQ3#
+ # Disable WLAN PCIE 7
+ register "PcieRpEnable[6]" = "0"
+ register "PcieRpLtrEnable[6]" = "0"
register "PcieClkSrcUsage[1]" = "PCIE_CLK_NOTUSED"
+
+ # Disable SD Card PCIE 8
+ register "PcieRpEnable[7]" = "0"
+ register "PcieRpLtrEnable[7]" = "0"
+ register "PcieRpHotPlug[7]" = "0"
register "PcieClkSrcUsage[3]" = "PCIE_CLK_NOTUSED"
device domain 0 on