summaryrefslogtreecommitdiff
path: root/src/vendorcode
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2024-04-19 17:07:36 +0200
committerFelix Held <felix-coreboot@felixheld.de>2024-04-22 18:36:56 +0000
commitd7427c6dc84a808611886f582d8aded467b50abc (patch)
tree8ae7f0447f71340805583905e9fa987574fbfb0e /src/vendorcode
parent62535b66e64ff72229645931a7f5a08147095fc7 (diff)
vc/amd/opensil/stub/ramstage: add acpi_add_opensil_tables stub
In the non-stub openSIL coreboot glue code, this can be used to add the ALIB SSDT. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I3ccd2e81211417ad4ac94f208572e0fa4e1cf97c Reviewed-on: https://review.coreboot.org/c/coreboot/+/82012 Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/vendorcode')
-rw-r--r--src/vendorcode/amd/opensil/stub/ramstage.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/vendorcode/amd/opensil/stub/ramstage.c b/src/vendorcode/amd/opensil/stub/ramstage.c
index 33ca447e46..76cbaf8441 100644
--- a/src/vendorcode/amd/opensil/stub/ramstage.c
+++ b/src/vendorcode/amd/opensil/stub/ramstage.c
@@ -1,6 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <acpi/acpi.h>
+#include <amdblocks/acpi.h>
#include <device/device.h>
#include "opensil.h"
@@ -14,6 +15,12 @@ void opensil_fill_fadt_io_ports(acpi_fadt_t *fadt)
printk(BIOS_NOTICE, "openSIL stub: %s\n", __func__);
}
+unsigned long acpi_add_opensil_tables(unsigned long current, acpi_rsdp_t *rsdp)
+{
+ printk(BIOS_NOTICE, "openSIL stub: %s\n", __func__);
+ return current;
+}
+
void setup_opensil(void)
{
printk(BIOS_NOTICE, "openSIL stub: %s\n", __func__);