summaryrefslogtreecommitdiff
path: root/src/vendorcode/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-03-31 15:29:13 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-04-01 15:05:38 +0000
commit3924e1891d5c1594229fbd00fe0d898f4b449f38 (patch)
tree34b86748817229da663efd3c8aceeb7f3b4f7e1a /src/vendorcode/intel
parent0fb774024d222745d6c016bc179ca9d34b86def0 (diff)
soc/amd/stoneyridge/Makefile: use all target for more compilation units
monotonic_timer.c, tsc_freq.c and uart.c get added to all stage targets, so just add those to the all stage targets. They still need to be added to the smm stage target, since the all target doesn't add things to the smm stage. TEST=Timeless build results in identical image for Gardenia. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I16c02bc0ff54553f212b94d110abef6a7bdedbb4 Reviewed-on: https://review.coreboot.org/c/coreboot/+/74144 Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/vendorcode/intel')
0 files changed, 0 insertions, 0 deletions