aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/google/chromeos
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2019-12-06 19:37:37 +0530
committerPatrick Georgi <pgeorgi@google.com>2019-12-11 11:38:04 +0000
commite0cdaf0b19b68644b6c398be825f94327572e056 (patch)
treef6ee82f84df13cfc0664edbbecbcdedbc61c7644 /src/vendorcode/google/chromeos
parentddb4b0d576ce8a7a8f36ce8a8ebcfb871c11b18b (diff)
soc/intel/tigerlake: add soc implementation for ETR address API
Add soc_pmc_etr_addr function definition in tigerlake SOC code. The function is declared in common soc intel pmc driver. Change-Id: Icc471b16304c72a9341abdd9797ba3f8d0d3d1bc Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37555 Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com> Reviewed-by: Ravishankar Sarawadi <ravishankar.sarawadi@intel.corp-partner.google.com> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/vendorcode/google/chromeos')
0 files changed, 0 insertions, 0 deletions