summaryrefslogtreecommitdiff
path: root/src/superio/winbond/w83627uhg
diff options
context:
space:
mode:
authorCong Yang <yangcong5@huaqin.corp-partner.google.com>2024-01-29 14:29:55 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-01-30 12:27:58 +0000
commit0ab39181dbf7ecc76e1ebe9c6be154891841ce11 (patch)
tree4b1ce2bcb09aa0f1255fc7a6093806953dc535e3 /src/superio/winbond/w83627uhg
parent1ece68a4b9d095c892ec0b1e7453d2ea21099b8b (diff)
mb/google/geralt: Increase VM18 LDO voltage to 1.9V for Ciri
The current panel voltage measured at mainboard side is 1.79V and the voltage at panel side is 1.74V. Since the panel requires 1.8V or more, increase the circuit voltage to 1.9V to meet the panel requirement. After adjustment mainboard side voltage is 1.89V and panel side is 1.84V. BUG=b:322080023 TEST=Check ciri vm18 ldo voltage BRANCH=None Change-Id: I6d6193d45409f53c0b656890c44ddaef253c5e01 Signed-off-by: Cong Yang <yangcong5@huaqin.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80198 Reviewed-by: Ruihai Zhou <zhouruihai@huaqin.corp-partner.google.com> Reviewed-by: Yidi Lin <yidilin@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/superio/winbond/w83627uhg')
0 files changed, 0 insertions, 0 deletions