aboutsummaryrefslogtreecommitdiff
path: root/src/superio/winbond/w83627thg
diff options
context:
space:
mode:
authorEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-05-13 23:52:30 +1000
committerIdwer Vollering <vidwer@gmail.com>2014-05-28 22:53:30 +0200
commit92da206532598bd0cec91b2cddc7a1296400d728 (patch)
tree67ca596ff788feaf1358375f4415137035cd9ba8 /src/superio/winbond/w83627thg
parentb918623f2e754d33226850958abd1a1fdc8c4889 (diff)
superio/winbond/w83627uhg: Depreciate romstage component
Depreciate the model specific early_serial.c romstage component for this Super I/O in favor of the recent generic winbond romstage framework. Convert dependent board to generic winbond serial init. Note the clock function is actually invalid since it never enters into PNP config mode to twiddle the register. Further, 48MHz is the default (page 9 of data-sheet) and so romstage.c need not do anything to the clock rate hence why it presumably works with this invalid function. Change-Id: I4706a1446c1b391b8390ac0361700ce6f15b9206 Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/5725 Tested-by: build bot (Jenkins) Reviewed-by: Idwer Vollering <vidwer@gmail.com>
Diffstat (limited to 'src/superio/winbond/w83627thg')
0 files changed, 0 insertions, 0 deletions