diff options
author | Raul E Rangel <rrangel@chromium.org> | 2021-11-02 11:51:48 -0600 |
---|---|---|
committer | Raul Rangel <rrangel@chromium.org> | 2021-11-15 16:16:54 +0000 |
commit | 964eb67de6375e0eadffe0f329e460f340217daf (patch) | |
tree | 2405c350dc79714c479d78bda0da34e18cc42199 /src/superio/smsc/lpc47n207/Makefile.inc | |
parent | a3811fe5e74575cc6173f8e2fc153c6f9884f89c (diff) |
soc/amd/common/block: Add spi_hw mutex
There are currently two users of the SPI hardware, the LPC SPI DMA
controller, and the boot_device_rw device. We need to ensure exclusivity
to the SPI hardware otherwise the SPI DMA controller can be interrupted
and it will silently skip transferring some blocks.
Depending on the SPI speed, this change might add a small delay when
clearing the elog since a DMA transaction might be in flight. I'll
continue optimizing the boot flow to avoid the delay.
BUG=b:179699789
TEST=Hack up the code to interleave SPI transactions and verify this
patch fixes the silent data corruption.
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Change-Id: I5eee812a6979c8c0fb313dd2fbccc14b73d7d741
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58926
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/superio/smsc/lpc47n207/Makefile.inc')
0 files changed, 0 insertions, 0 deletions