summaryrefslogtreecommitdiff
path: root/src/superio/renesas
diff options
context:
space:
mode:
authorJonathan Zhang <jonzhang@fb.com>2020-05-26 13:42:28 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-06-02 07:48:34 +0000
commit641642e11ce9a7e9509a54cb1e917ed89b965e3d (patch)
tree4a036546bdcf168eaf9ac12d165b6f9f639c6878 /src/superio/renesas
parente76149767479808c9208812b8809b03078ba4566 (diff)
vendorcode/intel/fsp/fsp2_0/cpx_sp: update to FSP WW20 release
Update Cooperlake-SP (CPX-SP) FSP header files to WW20 release. As CPX-SP FSP engineering is on-going (the processor Mass Production is some time in this year). These header files will be adjusted when changes are necessary with newer FSP release. This commit corresponds to FSP release WW20 (tag WHITLEY.0.PRB.0016.D.65). Also update soc/xeon_sp code file and Skylake-SP header file accordingly to use FsptPort80RouteDisable instead of PcdPort80RouteDisable. Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com> Signed-off-by: Reddy Chagam <anjaneya.chagam@intel.com> Change-Id: I8bc6882e47de23d83ba0f521bb12a10dace523ce Reviewed-on: https://review.coreboot.org/c/coreboot/+/40034 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/superio/renesas')
0 files changed, 0 insertions, 0 deletions