aboutsummaryrefslogtreecommitdiff
path: root/src/superio/ite/it8613e/it8613e.h
diff options
context:
space:
mode:
authorKrystian Hebel <krystian.hebel@3mdeb.com>2019-02-26 12:02:16 +0100
committerNico Huber <nico.h@gmx.de>2019-03-06 11:27:49 +0000
commit6d81b15bbe99a607c74021b28d4c8e7ca37e1bf3 (patch)
tree1a798346e6ef4b45bc66a9cf50de72f85f8310eb /src/superio/ite/it8613e/it8613e.h
parentd60cc97526ae14b04d105e94d7ddcd86d3b18f00 (diff)
superio/ite/it8613e: add support for ITE IT8613E
This change adds support for the SuperIO chip IT8613E. This chip uses FANs 2-5 and has SmartGuardian always enabled (no ON/OFF control) so it relies on support in common ITE code. LDNs were taken from IT8613E Preliminary Specification V0.3. Change-Id: I73c083b7019163c1203a5aabbef7d9d8f5ccb16a Signed-off-by: Krystian Hebel <krystian.hebel@3mdeb.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31617 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/superio/ite/it8613e/it8613e.h')
-rw-r--r--src/superio/ite/it8613e/it8613e.h48
1 files changed, 48 insertions, 0 deletions
diff --git a/src/superio/ite/it8613e/it8613e.h b/src/superio/ite/it8613e/it8613e.h
new file mode 100644
index 0000000000..890c24925d
--- /dev/null
+++ b/src/superio/ite/it8613e/it8613e.h
@@ -0,0 +1,48 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2006 Uwe Hermann <uwe@hermann-uwe.de>
+ * Copyright (C) 2017 Gergely Kiss <mail.gery@gmail.com>
+ * Copyright (C) 2019 Protectli
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef SUPERIO_ITE_IT8613E_H
+#define SUPERIO_ITE_IT8613E_H
+
+/*
+ * IT8613 supports 2 clock inputs: PCICLK and CLKIN. Multiple registers need
+ * to be set to choose proper source. PCICLK is required for LPC.
+ *
+ * In the table below PD means pull-down, X - don't care.
+ *
+ * |-------------------------------------------------------------------|
+ * | CLKIN | PCICLK | LDN7\ | GBL\ | LDN7\ | LDN7\ | GBL\ |
+ * | | | 71h[3] | 23h[3] | 2Dh[2] | 2Dh[1] | 23h[0] |
+ * |--------+--------+---------+---------+---------+---------+---------|
+ * | PD | 33 MHz | X | 0 | 0 | 0 | 0 |
+ * | PD | 24 MHz | 1 | 1 | X | 0 | 1 |
+ * | PD | 25 MHz | X | 0 | 1 | 0 | 0 |
+ * | 24 MHz | X | 0 | 1 | X | 0 | 1 |
+ * | 48 MHz | X | 0 | 1 | X | 0 | 0 |
+ * |-------------------------------------------------------------------|
+ *
+ */
+
+#define IT8613E_SP1 0x01 /* Com1 */
+#define IT8613E_EC 0x04 /* Environment controller */
+#define IT8613E_KBCK 0x05 /* PS/2 keyboard */
+#define IT8613E_KBCM 0x06 /* PS/2 mouse */
+#define IT8613E_GPIO 0x07 /* GPIO */
+#define IT8613E_CIR 0x0a /* Consumer Infrared */
+
+#endif /* SUPERIO_ITE_IT8613E_H */