summaryrefslogtreecommitdiff
path: root/src/superio/aspeed/common/Kconfig
diff options
context:
space:
mode:
authorFrans Hendriks <fhendriks@eltan.com>2018-11-26 10:33:00 +0100
committerPatrick Rudolph <siro@das-labor.org>2019-05-24 07:22:23 +0000
commit2e1fea408d8c7287497f0846715ee933fa9449f0 (patch)
tree55a7143e2ef89376316ab95a687e4313e6fe8e20 /src/superio/aspeed/common/Kconfig
parent3d84038d57d606945403b3a1e4759dff359a7a7d (diff)
superio: Add ASpeed AST2400
Add support for ASpeed AST2400. This device uses write twice 0xA5 to enter config mode. BUG = N/A TEST = ASRock D1521D4U Change-Id: I58fce31f0a2483e61e9d31f38ab5a059b8cf4f83 Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Signed-off-by: Felix Singer <migy@darmstadt.ccc.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/23135 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/superio/aspeed/common/Kconfig')
-rw-r--r--src/superio/aspeed/common/Kconfig22
1 files changed, 22 insertions, 0 deletions
diff --git a/src/superio/aspeed/common/Kconfig b/src/superio/aspeed/common/Kconfig
new file mode 100644
index 0000000000..3f0dabb853
--- /dev/null
+++ b/src/superio/aspeed/common/Kconfig
@@ -0,0 +1,22 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Ronald G. Minnich
+## Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
+## Copyright (C) 2018 Eltan B.V.
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; version 2 of the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+
+# Generic Aspeed preram driver - Just enough UART initialisation code for
+# preram phase.
+config SUPERIO_ASPEED_COMMON_PRE_RAM
+ bool
+ default n