summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorWisley Chen <wisley.chen@quanta.corp-partner.google.com>2021-10-25 09:05:59 +0600
committerFelix Held <felix-coreboot@felixheld.de>2021-10-27 22:17:04 +0000
commit8cc0a91c3c98bd987320ce442656bb41d4fe6c63 (patch)
tree1d186f8817c94dce585f027073ce321141a5e9a1 /src/southbridge
parentc299a6a33c17dabd9bb61ae5758c8a0cee71bf3b (diff)
mb/google/dedede/var/lantis: Generate new SPD ID for new memory parts
Add new memory parts in memory_parts_used.txt and generate SPD id for these parts: Hynix H54G46CYRBX267 Samsung K4U6E3S4AB-MGCL BUG=b:204015941 TEST=run part_id_gen to generate SPD id Change-Id: I78ec575d354a5ae7c014a6050364d0a5214e4e92 Signed-off-by: Wisley Chen <wisley.chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58563 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Henry Sun <henrysun@google.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions