summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-30 03:07:29 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-31 08:56:29 +0000
commit3d778c3aee1bad233859e1e3363f61470a6afa35 (patch)
tree9756be897e8ff2a89db97158e1541f66a24db896 /src/southbridge
parentabff1a51c495214a2b6d7f6b3db5db0bc038ac07 (diff)
sb/intel/bd82x6x/acpi: Replace Add(a,b,c) with ASL 2.0 syntax
Replace `Add (a, b, c)` with `c = a + b`. Change-Id: I17ab35629b5545052c214e3cb2d57788b6a5b7ad Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60512 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/bd82x6x/acpi/lpc.asl6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/southbridge/intel/bd82x6x/acpi/lpc.asl b/src/southbridge/intel/bd82x6x/acpi/lpc.asl
index 9df8ac6c4d..2e86157242 100644
--- a/src/southbridge/intel/bd82x6x/acpi/lpc.asl
+++ b/src/southbridge/intel/bd82x6x/acpi/lpc.asl
@@ -91,15 +91,15 @@ Device (LPCB)
If (HPTE) {
CreateDWordField(BUF0, \_SB.PCI0.LPCB.HPET.FED0._BAS, HPT0)
If (Lequal(HPAS, 1)) {
- Add(CONFIG_HPET_ADDRESS, 0x1000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x1000
}
If (Lequal(HPAS, 2)) {
- Add(CONFIG_HPET_ADDRESS, 0x2000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x2000
}
If (Lequal(HPAS, 3)) {
- Add(CONFIG_HPET_ADDRESS, 0x3000, HPT0)
+ HPT0 = CONFIG_HPET_ADDRESS + 0x3000
}
}