summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-06-07 22:19:21 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-06-09 17:50:55 +0000
commit26886076f40ef92bf2785a9d8363fc4294793644 (patch)
treeefbd92a603aa675e1558c5133fc4897090860ed3 /src/southbridge
parentaab226cc83124913875aea8f9056824aab38b3b7 (diff)
nb/intel/haswell: Use PCI bitwise ops
Tested with BUILD_TIMELESS=1, Asrock B85M Pro4 does not change. Change-Id: I99379299f7e744a3e906bdbc46d55060d9c75d6a Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42153 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions